

FAIRCHILD
SEMICONDUCTOR™

March 1998

100351 Low Power Hex D Flip-Flop

General Description


The 100351 contains six D-type edge-triggered, master/slave flip-flops with true and complement outputs, a pair of common Clock inputs (CP_a and CP_b) and common Master Reset (MR) input. Data enters a master when both CP_a and CP_b are LOW and transfers to the slave when CP_a and CP_b (or both) go HIGH. The MR input overrides all other inputs and makes the Q outputs LOW. All inputs have 50 kΩ pull-down resistors.

Features

- 40% power reduction of the 100151
- 2000V ESD protection
- Pin/function compatible with 100151
- Voltage compensated operating range: -4.2V to -5.7V
- Available to industrial grade temperature range

Ordering Code:


Logic Symbol




Pin Names	Description
D ₀ -D ₅	Data Inputs
CP _a , CP _b	Common Clock Inputs
MR	Asynchronous Master Reset Input
Q ₀ -Q ₅	Data Outputs
Q̄ ₀ -Q̄ ₅	Complementary Data Outputs

Connection Diagrams


24-Pin DIP/SOIC




28-Pin PCC



24-Pin Quad Cerpak



Logic Diagram



Truth Tables (Each Flip-flop)

Synchronous Operation

Inputs				Outputs
D _n	CP _a	CP _b	MR	Q _n (t+1)
L	↗	L	L	L
H	↗	L	L	H
L	L	↗	L	L
H	L	↗	L	H
X	H	↗	L	Q _n (t)
X	↗	H	L	Q _n (t)
X	L	L	L	Q _n (t)

Asynchronous Operation

Inputs				Outputs
D _n	CP _a	CP _b	MR	Q _n (t+1)
X	X	X	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 t = Time before CP positive transition
 t+1 = Time after CP positive transition
 ↗ = LOW-to-HIGH transition

Absolute Maximum Ratings (Note 1)				Recommended Operating Conditions					
Above which the useful life may be impaired				Case Temperature (T_C)					
Storage Temperature (T_{STG})	-65°C to +150°C			Commercial	0°C to +85°C				
Maximum Junction Temperature (T_J)				Industrial	-40°C to +85°C				
Ceramic	+175°C			Military	-55°C to +125°C				
Plastic	+150°C			Supply Voltage (V_{EE})	-5.7V to -4.2V				
V_{EE} Pin Potential to Ground Pin	-7.0V to +0.5V			Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.					
Input Voltage (DC)	V_{EE} to +0.5V			Note 2: ESD testing conforms to MIL-STD-883, Method 3015.					
Output Current (DC Output HIGH)	-50 mA								
ESD (Note 2)	$\geq 2000V$								
Commercial Version									
DC Electrical Characteristics									
$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^\circ C$ to $+85^\circ C$ (Note 3)									
Symbol	Parameter	Min	Typ	Max	Units	Conditions			
V_{OH}	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH}$ (Max) or V_{IL} (Min)	Loading with 50Ω to -2.0V		
V_{OL}	Output LOW Voltage	-1830	-1705	-1620					
V_{OHC}	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}$ (Min) or V_{IL} (Max)	Loading with 50Ω to -2.0V		
V_{OLC}	Output LOW Voltage			-1610					
V_{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs			
V_{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs			
I_{IL}	Input LOW Current	0.50			μA	$V_{IN} = V_{IL}$ (Min)			
I_{IH}	Input HIGH Current MR D ₀ -D ₅ CP _a , CP _b			350	μA	$V_{IN} = V_{IH}$ (Max)			
				240					
				350					
I_{EE}	Power Supply Current	-129		-62	mA	Inputs Open			
Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.									
DIP AC Electrical Characteristics									
$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$									
Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
f_{max}	Toggle Frequency	375		375		375		MHz	Figures 2, 3
t_{PLH}	Propagation Delay	0.80	2.00	0.80	2.0	0.90	2.10	ns	Figures 1, 3
t_{PHL}	CP _a , CP _b to Output								
t_{PLH}	Propagation Delay	1.10	2.30	1.10	2.30	1.20	2.40	ns	Figures 1, 4
t_{PHL}	MR to Output								
t_{TLH}	Transition Time	0.35	1.20	0.35	1.20	0.35	1.20	ns	Figures 1, 3
t_{THL}	20% to 80%, 80% to 20%								
t_S	Setup Time							ns	Figure 5
	D ₀ -D ₅ MR (Release Time)	0.40		0.40		0.40			Figure 4
t_H	Hold Time	0.80		0.80		0.80		ns	Figure 5
$t_{pw(H)}$	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 3, 4
	CP _a , CP _b , MR								

SOIC, PCC and Cerpak AC Electrical Characteristics									
$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$									
Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
f_{max}	Toggle Frequency	375		375		375		MHz	Figures 2, 3
t_{PLH}	Propagation Delay	0.80	1.80	0.80	1.80	0.90	1.90	ns	Figures 1, 3
t_{PHL}	CP_a , CP_b to Output								
t_{PLH}	Propagation Delay	1.10	2.10	1.10	2.10	1.20	2.20	ns	Figures 1, 4
t_{PHL}	MR to Output								
t_{TLH}	Transition Time	0.45	1.70	0.45	1.60	0.45	1.70	ns	Figures 1, 3
t_{THL}	20% to 80%, 80% to 20%								
t_S	Setup Time								Figure 5
	D_0 - D_5	0.30		0.30		0.30		ns	
	MR (Release Time)	1.50		1.50		1.50			Figure 4
t_H	Hold Time	0.80		0.80		0.80		ns	Figure 5
	D_0 - D_5								
$t_{pw(H)}$	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 3, 4
	CP_a , CP_b , MR								
t_{OSHL}	Maximum Skew Common Edge Output-to-Output Variation Clock to Output Path		220		220		220	ps	PCC only (Note 4)
t_{OSLH}	Maximum Skew Common Edge Output-to-Output Variation Clock to Output Path		210		210		210	ps	PCC only (Note 4)
t_{OST}	Maximum Skew Opposite Edge Output-to-Output Variation Clock to Output Path		240		240		240	ps	PCC only (Note 4)
t_{PS}	Maximum Skew Pin (Signal) Transition Variation Clock to Output Path		230		230		230	ps	PCC only (Note 4)

Note 4: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t_{OSHL}), or LOW to HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design.

Industrial Version

PCC DC Electrical Characteristics


$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = 0^\circ C$ to $+85^\circ C$ (Note 5)

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = 0^\circ$ to $+85^\circ C$		Units	Conditions	
		Min	Max	Min	Max			
V_{OH}	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH}$ (Max) or V_{IL} (Min)	Loading with 50Ω to -2.0V
V_{OL}	Output LOW Voltage	-1830	-1575	-1830	-1620			
V_{OHC}	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH}$ (Min)	Loading with 50Ω to -2.0V
V_{OLC}	Output LOW Voltage		-1565		-1610			
V_{IH}	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal for All Inputs	
V_{IL}	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for All Inputs	
I_{IL}	Input LOW Current	0.50		0.50		μA	$V_{IN} = V_{IL}$ (Min)	
I_{IH}	Input HIGH Current							
	MR		350		350	μA	$V_{IN} = V_{IH}$ (Max)	
	D_0 - D_5		240		240			
CP_a , CP_b		350		350				

PCC DC Electrical Characteristics (Continued)									
V _{EE} = -4.2V to -5.7V, V _{CC} = V _{CCA} = GND, T _C = 0°C to +85°C (Note 5)									
Symbol	Parameter	T _C = -40°C		T _C = 0° to +85°C		Units	Conditions		
		Min	Max	Min	Max				
I _{EE}	Power Supply Current	-129	-62	-129	-62	mA	Inputs Open		
<p>Note 5: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.</p>									
PCC AC Electrical Characteristics									
V _{EE} = -4.2V to -5.7V, V _{CC} = V _{CCA} = GND									
Symbol	Parameter	T _C = -40°C		T _C = +25°C		T _C = +85°C		Units	Conditions
		Min	Max	Min	Max	Min	Max		
f _{max}	Toggle Frequency	375		375		375		MHz	Figures 2, 3
t _{PLH}	Propagation Delay	0.80	1.80	0.80	1.80	0.90	1.90	ns	Figures 1, 3
t _{PHL}	CP _a , CP _b to Output								
t _{PLH}	Propagation Delay	1.10	2.10	1.10	2.10	1.20	2.20	ns	Figures 1, 4
t _{PHL}	MR to Output								
t _{TLH}	Transition Time	0.45	1.70	0.45	1.60	0.45	1.70	ns	Figures 1, 3
t _{THL}	20% to 80%, 80% to 20%								
t _s	Setup Time								Figure 5
	D ₀ -D ₅	0.60		0.30		0.30		ns	
	MR (Release Time)	2.20		1.50		1.50			Figure 4
t _H	Hold Time	0.60		0.90		0.90		ns	Figure 5
	D ₀ -D ₅								
t _{pw(H)}	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 3, 4
	CP _a , CP _b , MR								
Military Version—Preliminary									
DC Electrical Characteristics									
V _{EE} = -4.2V to -5.7V, V _{CC} = V _{CCA} = GND, T _C = -55°C to +125°C									
Symbol	Parameter	Min	Max	Units	T _C	Conditions	Notes		
V _{OH}	Output HIGH Voltage	-1025	-870	mV	0°C to +125°C	V _{IN} = V _{IH} (Max) or V _{IL} (Min)	Loading with 50Ω to -2.0V	(Notes 6, 7, 8)	
		-1085	-870	mV	-55°C				
V _{OL}	Output LOW Voltage	-1830	-1620	mV	0°C to +125°C	V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Loading with 50Ω to -2.0V	(Notes 6, 7, 8)	
		-1830	-1555	mV	-55°C				
V _{OH(C)}	Output HIGH Voltage	-1035		mV	0°C to +125°C	V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Loading with 50Ω to -2.0V	(Notes 6, 7, 8)	
		-1085		mV	-55°C				
V _{OL(C)}	Output LOW Voltage		-1610	mV	0°C to +125°C	V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Loading with 50Ω to -2.0V	(Notes 6, 7, 8)	
			-1555	mV	-55°C				
V _{IH}	Input HIGH Voltage	-1165	-870	mV	-55°C to +125°C	Guaranteed HIGH Signal for All Inputs	(Notes 6, 7, 8, 9)		
V _{IL}	Input LOW Voltage	-1830	-1475	mV	-55°C to +125°C	Guaranteed LOW Signal for All Inputs	(Notes 6, 7, 8, 9)		
I _{IL}	Input LOW Current	0.50		μA	-55°C to +125°C	V _{EE} = -4.2V V _{IN} = V _{IL} (Min)	(Notes 6, 7, 8)		

DC Electrical Characteristics (Continued)										
$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = -55^{\circ}C$ to $+125^{\circ}C$										
Symbol	Parameter	Min	Max	Units	T_C	Conditions	Notes			
I_{IH}	Input HIGH Current					$V_{EE} = -5.7V$ $V_{IN} = V_{IH} (Max)$	(Notes 6, 7, 8)			
	CP, MR D_0-D_5		350	μA	$0^{\circ}C$ to $+125^{\circ}C$					
	CP, MR D_0-D_5		500	μA	$-55^{\circ}C$					
I_{EE}	Power Supply Current	-135	-50	mA	$-55^{\circ}C$ to $+125^{\circ}C$	Inputs Open	(Notes 6, 7, 8)			
<p>Note 6: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^{\circ}C$), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.</p> <p>Note 7: Screen tested 100% on each device at $-55^{\circ}C$, $+25^{\circ}C$, and $+125^{\circ}C$, Subgroups 1, 2, 3, 7, and 8.</p> <p>Note 8: Sample tested (Method 5005, Table I) on each manufactured lot at $-55^{\circ}C$, $+25^{\circ}C$, and $+125^{\circ}C$, Subgroups A1, 2, 3, 7, and 8.</p> <p>Note 9: Guaranteed by applying specified input condition and testing V_{OH}/V_{OL}.</p>										
AC Electrical Characteristics										
$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$										
Symbol	Parameter	$T_C = -55^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +125^{\circ}C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
f_{max}	Toggle Frequency	375		375		375		MHz	Figures 2, 3	(Note 13)
t_{PLH}	Propagation Delay	0.50	2.40	0.60	2.20	0.60	2.60	ns	Figures 1, 3	(Notes 10, 11, 12)
t_{PHL}	CP_a , CP_b to Output									
t_{PLH}	Propagation Delay	0.70	2.70	0.80	2.60	0.80	2.90	ns	Figures 1, 4	
t_{PHL}	MR to Output									
t_{TLH}	Transition Time	0.20	1.60	0.20	1.60	0.20	1.60	ns	Figures 1, 3	(Note 13)
t_{THL}	20% to 80%, 80% to 20%									
t_s	Setup Time									
	D_0-D_5	0.90		0.80		0.90		ns	Figure 5	
	MR (Release Time)	1.60		1.80		2.60			Figure 4	
t_h	Hold Time	1.50		1.40		1.60		ns	Figure 5	
	D_0-D_5									
$t_{pw(H)}$	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 3, 4	
	CP_a , CP_b , MR									
<p>Note 10: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^{\circ}C$), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.</p> <p>Note 11: Screen tested 100% on each device at $+25^{\circ}C$, Temperature only, Subgroup A9.</p> <p>Note 12: Sample tested (Method 5005, Table I) on each Mfg. lot at $+25^{\circ}C$, Subgroup A9, and at $+125^{\circ}C$, and $-55^{\circ}C$ Temperature, Subgroups A10 and A11.</p> <p>Note 13: Not tested at $+25^{\circ}C$, $+125^{\circ}C$ and $-55^{\circ}C$ Temperature (design characterization data).</p>										

Test Circuitry




DS009885-5

Notes:

$V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$
L1 and L2 = equal length 50Ω impedance lines
 $R_T = 50\Omega$ terminator internal to scope
Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
All unused outputs are loaded with 50Ω to GND
 C_L = Fixture and stray capacitance ≤ 3 pF

FIGURE 1. AC Test Circuit



DS009885-6

Notes:

$V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$
L1 and L2 = equal length 50Ω impedance lines
 $R_T = 50\Omega$ terminator internal to scope
Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
All unused outputs are loaded with 50Ω to GND
 C_L = Jig and stray capacitance ≤ 3 pF

FIGURE 2. Toggle Frequency Test Circuit

Switching Waveforms




FIGURE 3. Propagation Delay (Clock) and Transition Times





FIGURE 4. Propagation Delay (Reset)




Notes:

t_s is the minimum time before the transition of the clock that information must be present at the data input.
 t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.

FIGURE 5. Setup and Hold Time


Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:




DS000685-12


[查询"100351DC"供应商](#)




Physical Dimensions inches (millimeters) unless otherwise noted




24-Lead Ceramic Dual-In-Line Package (0.400" Wide) (D)
Package Number J24E



24-Lead Molded Package (0.300" Wide) (S)
Package Number M24B




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Chip Carrier (Q)
Package Number V28A

V28A (REV K)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**24-Lead Quad Cerpak (F)
Package Number W24B**

W24B (REV D)

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation
Americas
Customer Response Center
Tel: 1-888-522-5372

Fairchild Semiconductor Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: +852 2737-7200
Fax: +852 2314-0061

National Semiconductor Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.