



bq24020, bq24022, bq24023, bq24024 bq24025, bq24026

SLUS549C - DECEMBER 2002 - REVISED AUGUST 2004

# SINGLE-CHIP, LI-ION AND LI-POL CHARGER IC WITH AUTONOMOUS USB-PORT AND AC-ADAPTER SUPPLY MANAGEMENT (bqTINY ™ -II)

#### **FEATURES**

- Small 3 mm × 3 mm MLP Package
- Charges and Powers Systems from Either AC Adapter or USB With Autonomous Power-Source Selection
- Integrated USB Control With Selectable 100 mA and 500 mA Charge Rates
- Ideal for Low-Dropout Charger Designs for Single-Cell Li-lon or Li-Pol Packs in Space Limited Portable Applications
- Integrated Power FET and Current Sensor for Up to 1-A Charge Applications From AC Adapter
- Precharge Conditioning With Safety Timer
- Power Good (AC Adapter Present) Status Output
- Optional Battery Temperature Monitoring Before and During Charge
- Automatic Sleep Mode for Low-Power Consumption

#### **APPLICATIONS**


- PDAs, MP3 Players
- Digital Cameras
- Internet Appliances
- Smartphones

# **DESCRIPTION**

The bqTINY-II series are highly integrated and flexible Li-lon linear charge and system power management devices targeted at space limited charger applications. The bqTINY-II series offer integrated USB-port and ac-adapter supply management with autonomous power-source selection, power FET and current sensor, high-accuracy current and voltage regulation, charge status, and charge termination, in a single monolithic device.

The bqTINY-II automatically selects the USB-Port or the ac-adapter as the power source for the system. In the USB configuration, the host can select from the two preset charge rates of 100 mA and 500 mA. In the ac-adapter configuration an external resistor sets the magnitude of the system or charge current.

The bqTINY-II charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on minimum current. An internal charge timer provides a backup safety for charge termination. The bqTINY-II automatically restarts the charge if the battery voltage falls below an internal threshold. The bqTINY-II automatically enters sleep mode when both supplies are removed.



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

bqTINY is a trademark of Texas Instruments Incorporated.

SLUS549C - DECEMBER 2002 - REVISED AUGUST 2004



#### **DESCRIPTION (CONTINUED)**

In addition to the standard features, different versions of the bqTINY-II offer a multitude of additional features. These include temperature sensing input for detecting hot or cold battery packs; power good  $(\overline{PG})$  output indicating the presence of input power; a TTL-level charge enable input  $(\overline{CE})$  used to disable or enable the charge process; and a TTL-level timer and taper–detect enable  $(\overline{TTE})$  input used to disable or enable the fast-charge timer and charge termination.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOSFET gates.

#### **ORDERING INFORMATION**

TJ	CHARGE REGULATION VOLTAGE (V) <sup>(1)</sup>	OPTIONAL FUNCTIONS <sup>(1)</sup>	FAST- CHARGE TIMER (Hours)	TAPER TIMER	USB TAPER THRESHOLD	PART NUMBER <sup>(2)</sup>	MARKINGS
	4.2	CE and TS	5	Yes	10% of ISET1 Level	bq24020DRCR	AZS
	4.2	PG and CE	5	Yes	10% of ISET1 Level	bq24022DRCR	AZU
	4.2	CE and TTE	5	Yes	10% of ISET1 Level	bq24023DRCR	AZV
-40°C to 125°C	4.2	TTE and TS	5	Yes	10% of ISET1 Level	bq24024DRCR	AZW
	4.2	CE and TS	7	Yes	10% of ISET1 Level	bq24025DRCR	AZX
	4.2	TE and TS	7	No	10% of selected USB charge rate	bq24026DRCR	ANR

<sup>(1)</sup> The DRC package is available taped and reeled only in quantities of 3,000 devices per reel.

#### **DISSIPATION RATINGS**

PACKAGE	θЈΑ	T <sub>A</sub> < 40°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	
DRC <sup>(1)</sup>	46.87 °C/W	1.5 W	0.021 W/°C	

<sup>(1)</sup> This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2x3 via matrix.

#### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		bq24020, bq24022 bq24023, bq24024 bq24025, bq24026	UNITS			
Input voltage(2)	AC, CE, ISET1, ISET2, OUT, PG, STAT1, STAT2, TE, TS, TTE, USB	-0.3 to 7.0	V			
Output sink/source current	STAT1, STAT2, PG	15	mA			
Output current	TS	200	μΑ			
Output current	OUT	1.5	Α			
Operating free-air temperature range, TA	40.4.405					
Junction temperature range, TJ	-40 to 125	20				
Storage temperature, T <sub>Stg</sub>	-65 to 150	°C				
Lead temperature 1,6 mm (1/16 inch) from	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds					

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS(1)

	MIN	NOM M	1AX	UNIT
Supply voltage (from AC input), VCC	4.5		6.5	V
Supply voltage (from USB input), VCC	4.35		6.5	V
Operating junction temperature range, TJ	-40	1	125	°C

<sup>(2)</sup> All voltages are with respect to VSS.



#### **ELECTRICAL CHARACTERISTICS**

over  $\,\,0^{\circ}C \leq T_{J} \leq 125^{\circ}C$  and recommended supply voltage, unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CURRENT				•	
VCC current, I <sub>CC(VCC)</sub>	VCC > VCC(min)		1.2	2.0	mA
Sleep current, ICC(SLP)	Sum of currents into OUT pin,  VCC < V(SLP)		2	5	
Standby current, ICC(STBY)	CE = High, 0°C ≤TJ ≤ 85°C			150	
Input current on OUT pin, I <sub>IB(OUT)</sub>	Charge DONE, V <sub>CC</sub> > V <sub>CC</sub> (MIN)		1	5	μΑ
Input current on CE pin, I <sub>IB</sub> (CE)	,			1	•
Input bias current on TTE pin, IjB(TTE)				1	
Input bias current on TE pin, I <sub>IB</sub> (TE)				1	
VOLTAGE REGULATION VO(REG) + V(DO	O–MAX) ≤ VCC , I(TERM) < IO(OUT) ≤ 1 A			'	
Output voltage, VO(REG)	, , , , , , , , , , , , , , , , , , , ,		4.20		V
- ( - /	T <sub>A</sub> = 25°C	-0.35%		0.35%	
Voltage regulation accuracy		-1%		1%	
AC dropout voltage $(V_{(AC)}-V_{(OUT)}), V_{(DO)}$	$V_{O(OUT)} = V_{O(REG)},$ $I_{O(OUT)} = 1A$ $V_{O(REG)} + V_{(DO-MAX)}) \le V_{CC},$		350	500	
USB dropout voltage (V(USB) - V(OUT)),	$VO(OUT) = VO(REG)$ ISET2 = High $VO(REG) + V(DO-MAX)$ ) $\leq VCC$ ,		350	500	mV
V(DO)	$VO(OUT) = VO(REG)$ ISET2 = Low $VO(REG) + V(DO-MAX)$ ) $\leq V_{CC}$ ,		60	100	
CURRENT REGULATION				•	
AC output current range, IO(OUT) <sup>(1)</sup>	$V_{I(OUT)} > V_{(LOWV)}$ , $V_{I(AC)} - V_{I(OUT)} > V_{(DO-MAX)}$ , $V_{CC} \ge 4.5$ V,	50		1000	
USB output current range, IO(OUT)	$V_{CC(MIN)} \ge 4.5 \text{ V}, \qquad V_{I(OUT)} > V_{(LOWV)}, \\ V_{USB} - V_{I(OUT)} > V_{(DO-MAX)}, \qquad ISET2 = Low$	80		100	mA
osb output current range, $10(001)$	$ \begin{array}{c} V_{CC(MIN)} \geq 4.5 \text{ V}, & V_{I(OUT)} > V_{(LOWV)}, \\ V_{USB} - V_{I(OUT)} > V_{(DO-MAX)}, & ISET2 = High \end{array} $	400		500	
Output current set voltage, V(SET)	Voltage on ISET1 pin, $V_{CC} \ge 4.5 \text{ V}$ , $V_{IN} \ge 4.5 \text{ V}$ , $V_{I(OUT)} > V_{(LOWV)}$ , $V_{IN} - V_{I(OUT)} > V_{(DO-MAX)}$	2.463	2.500	2.538	V
	50 mA ≤ I <sub>O(OUT)</sub> ≤ 1 A	307	322	337	
Output current set factor, K(SET)	10 mA ≤ I <sub>O(OUT)</sub> < 50 mA	296	320	346	
(- /	1 mA ≤ I <sub>O(OUT)</sub> < 10 mA	246	320	416	
PRECHARGE AND SHORT-CIRCUIT CUR	RENT REGULATION			•	
Precharge to fast-charge transition threshold, V <sub>(LOWV)</sub>	Voltage on OUT pin	2.8	3.0	3.2	V
Deglitch time for fast-charge to precharge transition	$V_{CC(MIN)} \ge 4.5 \text{ V}$ , $t_{FALL} = 100 \text{ ns}$ , $10 \text{ mV}$ overdrive $V_{I(OUT)}$ decreasing below threshold	250	375	500	ms
Precharge range, IO(PRECHG) <sup>(2)</sup>	$0 \text{ V} < \text{V}_{\text{I}(\text{OUT})} < \text{V}_{\text{(LOWV)}},  \text{t} < \text{t}_{\text{(PRECHG)}}$	5		100	mA
Precharge set voltage, V(PRECHG)	Voltage on ISET1 pin, $VO(REG) = 4.2 \text{ V}, $ 0 V < VI(OUT) > V(LOWV), $t < t(PRECHG)$	240	255	270	mV

$$\begin{split} \text{(1)} & I_{O(OUT)} = \frac{\left(K_{(SET)} \times V_{(SET)}\right)}{R_{SET}} \\ \text{(2)} & I_{O(PRECHG)} = \frac{\left(K_{(SET)} \times V_{(PRECHG)}\right)}{R_{SET}} \end{split}$$

# bq<mark>24020,bq24022</mark>RC"供应商 bq24023,bq24024 bq24025,bq24024 bq24025,bq24026





**ELECTRICAL CHARACTERISTICS (continued)** over  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
CHARGE TAPER AND TERM	INATION DE	TECTION						
Charge taper detection range, I	(TAPER) <sup>(3)</sup>	$V_{I(OUT)} > V_{(RCH)}, t < t_{(TAPER)}$	5		100			
USB-100 charge taper detection level	bq24026	VI(OUT) > V(RCH), ISET2 = Low	6.5	9	11	mA		
USB-500 charge taper detection level	bq24026	V <sub>I</sub> (OUT) > V <sub>(RCH)</sub> , ISET2 = High	32	44	55			
Charge taper detection set volta V(TAPER)	age,	Voltage on ISET1 pin, $V_{O(REG)} = 4.2 \text{ V}$ , $V_{I(OUT)} > V_{I(RCH)}$ , $t < t_{I(TAPER)}$	235	250	265	\/		
Charge termination detection so V(TERM) <sup>(4)</sup>	et voltage,	Voltage on ISET pin, $V_{O(REG)} = 4.2 \text{ V}$ , $V_{I(OUT)} > V_{I(RCH)}$	11	18	25	mV		
Deglitch time for TAPER detect	ion,	$V_{CC(MIN)} \ge 4.5 \text{ V},$ $t_{FALL} = 100 \text{ ns}$ charging current increasing or decreasing above and below, 10 mV overdrive	250	375	500	<b>m</b> 0		
Deglitch time for termination de	tection,	$V_{CC(MIN)} \ge 4.5 \text{ V}$ , $t_{FALL} = 100 \text{ ns}$ charging current decreasing below, 10 mV overdrive	250	375	500	ms		
TEMPERATURE SENSE COM	IPARATOR	4.16	119					
Low-voltage threshold, V(LTF)		7. 30	2.475	2.500	2.525	V		
High-voltage threshold, V(HTF)	)	3 7	0.485	0.500	0.515	V		
Current source, I(TS)			96	102	108	μΑ		
Deglitch time for temperature fa			250	375	500	ms		
BATTERY RECHARGE THRE	SHOLD							
Recharge threshold, V <sub>RCH</sub>			VO(REG) -0.115	VO(REG) -0.10	VO(REG) -0.085	V		
Deglitch time for recharge dete	ct, t(DEGL)	V <sub>CC</sub> (MIN) ≥ 4.5 V, t <sub>FALL</sub> = 100 ns decreasing below or increasing above threshold, 10 mV overdrive	250	375	500	ms		
STAT1, STAT2, and PG OUTP								
Low-level output saturation volt	age, V <sub>OL</sub>	$I_O = 5 \text{ mA}$			0.25	V		
ISET2, CHARGE ENABLE (CE), TIMER AND TERMINATION ENABLE (TTE), AND TIMER ENABLE (TE) INPUTS								
Low-level input voltage, V <sub>IL</sub>		$I_{IL} = 10 \mu A$	0		0.4	V		
High-level input voltage, VIH		I <sub>IL</sub> = 20 μA	1.4			v		
CE, TE or TTE low-level input of		-	-1					
CE, TE or TTE high-level input					1	μΑ		
ISET2 low-level input current, I	-	I <sub>ISET2</sub> = 0	-20			μΛ		
ISET2 high-level input current,	lн	I <sub>ISET2</sub> = V <sub>CC</sub>			40			
ISET2 high-Z input current, I <sub>IH</sub>					1	V		

(3) 
$$I_{O(TAPER)} = \frac{\left(K_{(SET)} \times V_{(TAPER)}\right)}{R_{SET}}$$





# **ELECTRICAL CHARACTERISTICS(continued)**


over  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage, unless otherwise noted


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TIMERS						
Precharge time, t(PRECHG)			1,620	1,800	1,930	
Taper time, t(TAPER)	bq24020 bq24022 bq24023 bq24024 bq24025		1,620	1,800	1,930	S
Charge time, t(CHG)	bq24020 bq24022 bq24023 bq24024		16,200	18,000	19,300	
bq2402 bq2402			22,680	25,200	27,720	S
Timer fault recovery current, I(	FAULT)			200		μΑ
SLEEP COMPARATOR	•					
Sleep-mode entry threshold vo	ltage,	2.3 V ≤ V <sub>I</sub> (OUT) ≤ V <sub>O</sub> (REG)		VCC s	VI(OUT) +80 mV	V
Sleep mode exit threshold voltage, V(SLPEXIT)		2.3 V ≤ V <sub>I</sub> (OUT) ≤ V <sub>O</sub> (REG)	VCC ≥ VI +190mV	(OUT)		V
Sleep mode deglitch time		AC and USB decreasing below threshold, tFALL = 100 ns, 10 mV overdrive	250	375	500	ms
THERMAL SHUTDOWN THR	ESHOLDS					
Thermal trip threshold, T(SHTDWN)				165		°C
Thermal hysteresis				15		C
UNDERVOLTAGE LOCKOUT						
Undervoltage lockout V <sub>(UVLO</sub>		Decreasing V <sub>CC</sub>	2.4	2.5	2.6	V
Hysteresis				27		mV

(3) 
$$I_{O(TAPER)} = \frac{\left(K_{(SET)} \times V_{(TAPER)}\right)}{R_{SET}}$$

$$\text{I}_{\text{O(TERM)}} = \frac{\left(\text{K}_{\text{(SET)}} \times \text{V}_{\text{(TERM)}}\right)}{\text{R}_{\text{SET}}}$$












# **TERMINAL FUNCTIONS**

	TERMINAL							
NAME	bq24020 bq24025	bq24022	bq24023	bq24024	bq24026	I/O	DESCRIPTION	
AC	1	1	1	1	1	I	AC charge input voltage	
CE	8	9	8	_	-	I	Charge enable input (active low)	
ISET1	6	6	6	6	6	ı	Charge current set point for AC input and precharge and taper set point for both AC and USB	
ISET2	7	7	7	7	7	ı	Charge current set point for USB port (high=500 mA, Low=100 mA, hi-z=disable USB charge)	
OUT	10	10	10	10	10	0	Charge current output	
PG	-	8	-	-	-	0	Powergood status output (active low)	
STAT1	3	3	3	3	3	0	Charge status output 1 (open-drain)	
STAT2	4	4	4	4	4	0	Charge status output 2 (open-drain)	
TE	-	-	-	-	8	I	Timer enable input (active low)	
TS	9	-	-	9	9	I	Temperature sense input	
TTE	_	_	9	8	_	I	Timer and termination enable input (active low)	
USB	2	2	2	2	2	I	USB charge input voltage	
VSS	5	5	5	5	5	-	Ground input	
Exposed Thermal Pad	pad	pad	pad	pad	pad	3	There is an internal electrical connection between the exposed thermal pad and VSS pin of the device. The exposed thermal pad must be connected to the same potential as the Vss pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times	




#### **FUNCTIONAL BLOCK DIAGRAM**





#### TYPICAL CHARACTERISTICS

# AC DROPOUT VOLTAGE vs



The bqTINYII supports a precision Li-lon, Li-Pol charging system suitable for single-cells. Figure 3 shows a typical charge profile, application circuit and Figure 4 shows an operational flow chart.




Figure 2. Typical Charging Profile






Figure 3. Typical Application Circuit






Figure 4. Operational Flow Chart



#### **AUTONOMOUS POWER SOURCE SELECTION**

As default the bqTINY-II attempts to charge from the AC input. If AC input is not present, the USB is selected. If both inputs are available, the AC adapter has the priority. See Figure 5 for details.



Figure 5. Typical Charging Profile

#### TEMPERATURE QUALIFICATION (bq24020, bq24024, bq24025, and bq24026 only)

The bqTINY-II continuously monitors battery temperature by measuring the voltage between the TS and VSS pins. An internal current source provides the bias for most common  $10\text{-k}\Omega$  negative-temperature coefficient thermistors (NTC) (see Figure 6). The device compares the voltage on the TS pin against the internal  $V_{(LTF)}$  and  $V_{(HTF)}$  thresholds to determine if charging is allowed. Once a temperature outside the  $V_{(LTF)}$  and  $V_{(HTF)}$  thresholds is detected the device immediately suspend the charge. The device suspend charge by turning off the powerFET and holding the timer value (i.e. timers are NOT reset). Charge is resumed when the temperature returns to the normal range.

The allowed temperature range for 103AT type thermistor is 0°C to 45°C. However the user may modify these thresholds by adding two external resistors. See Figure 7.

#### **BATTERY PRE-CONDITIONING**

During a charge cycle if the battery voltage is below the  $V_{(LOWV)}$  threshold, the bqTINY-II applies a precharge current,  $I_{o(PRECHG)}$ , to the battery. This feature revives deeply discharged cells. The resistor connected between the ISET1 and Vss,  $R_{SET}$ , determines the precharge rate. The  $V_{(PRECHG)}$  and  $K_{(SET)}$  parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

$$I_{O (PRECHG)} = \frac{V_{(PRECGH)} \times K_{(SET)}}{R_{SET}}$$
(1)

The bqTINY-II activates a safety timer,  $t_{(PRECHG)}$ , during the conditioning phase. If  $V_{(LOWV)}$  threshold is not reached within the timer period, the bqTINY-II turns off the charger and enunciates FAULT on the STATx pins. Please refer to the TIMER FAULT RECOVERY section for additional details.





Figure 6. Temperature Sensing Configuration

Figure 7. Temperature Sensing Thresholds





#### **BATTERY CHARGE CURRENT**

The bqTINY-II offers on-chip current regulation with programmable set point. The resistor connected between the ISET1 and  $V_{SS}$ ,  $R_{SET}$ , determines the AC charge rate. The  $V_{(SET)}$  and  $K_{(SET)}$  parameters are specified in the specifications table.

$$I_{O (OUT)} = \frac{V_{(SET)} \times K_{(SET)}}{R_{SET}}$$
(2)

When charging from a USB port, the host controller has the option of selecting either 100 mA or 500 mA charge rate using ISET2 pin. A low-level signal sets current at 100 mA and a high level signal sets current at 500 mA. A high-Z input disables USB charging

#### **BATTERY VOLTAGE REGULATION**

The voltage regulation feedback is through the OUT pin. This input is tied directly to the positive side of the battery pack. The bqTINY-II monitors the battery–pack voltage between the OUT and VSS pins. When the battery voltage rises to  $V_{O(REG)}$  threshold, the voltage regulation phase begins and the charging current begins to taper down.

As a safety backup, the bqTINY-II also monitors the charge time in the charge mode. If charge is not terminated within this time period, t<sub>(CHG)</sub>, the bqTINY-II turns off the charger and enunciates FAULT on the STATx pins. Please refer to the *TIMER FAULT RECOVERY* section for additional details.

# CHARGE TAPER DETECTION, TERMINATION AND RECHARGE

The bqTINY-II monitors the charging current during the voltage regulation phase. Once the taper threshold,  $I_{(TAPER)}$ , is detected the bqTINY-II initiates the taper timer,  $I_{(TAPER)}$ . Charge is terminated after the timer expires. The resistor connected between the ISET1 and  $V_{SS}$ ,  $R_{SET}$ , determines the taper detection level. The  $V_{(TAPER)}$  and  $K_{(SET)}$  parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

$$I_{(TAPER)} = \frac{V_{(TAPER)} \times K_{(SET)}}{R_{SET}}$$
(3)

The bqTINY-II resets the taper timer in the event that the charge current returns above the taper threshold, I(TAPER).

In addition to the taper current detection, the bqTINY-II terminates charge in the event that the charge current falls below the  $I_{(TERM)}$  threshold. This feature allows for quick recognition of a battery removal condition or insertion of a fully charged battery. Note that charge timer and taper timer are bypassed for this feature. The resistor connected between the ISET1 and  $V_{SS}$ ,  $R_{SET}$ , determines the taper detection level. The  $V_{(TERM)}$  and  $K_{(SET)}$  parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

$$I_{(TERM)} = \frac{V_{(TERM)} \times K_{(SET)}}{R_{SET}}$$
(4)

After charge termination, the bqTINY-II re-starts the charge once the voltage on the OUT pin falls below the  $V_{(RCH)}$  threshold. This feature keeps the battery at full capacity at all times.

#### NOTE ON bq24026

The bq24026 monitors the charging current during the voltage regulation phase. Once the taper threshold,  $I_{(TAPER)}$ , is detected the bq24026 terminates the charge. There is no taper timer,  $t_{(TAPER)}$  for this version.

The resistor connected between the ISET1 and  $V_{SS}$ ,  $R_{SET}$ , determines the taper detection level for AC input. For USB charge, taper level is fixed at 10% of the 100- or 500-mA charge rate.

Also note that there is I<sub>(TERM)</sub> detection in bq24026.

SLUS549C - DECEMBER 2002 - REVISED AUGUST 2004



#### **FUNCTIONAL DESCRIPTION**

#### **SLEEP MODE**

The bqTINY-II enters the low-power sleep mode if both AC and USB are removed from the circuit. This feature prevents draining the battery during the absence of input supply.

#### **CHARGE STATUS OUTPUTS**

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in the following table. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates the open-drain transistor is turned off.

**Table 1. Status Pins Summary** 

CHARGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature)	OFF	OFF C
Timer fault	OFF	OFF
Sleep mode	OFF	OFF

<sup>(†)</sup> OFF means the open-drain output transistor on the STAT1 and STAT2 pins is in an off state.

### **PG** OUTPUT

The open-drain  $\overline{PG}$  (Power Good) indicates when the AC adapter is present. The output turns ON when a valid voltage is detected. This output is turned off in the sleep mode. The  $\overline{PG}$  pin can be used to drive an LED or communicate to the host processor.

#### **CE INPUT (CHARGE ENABLE)**

The  $\overline{\text{CE}}$  digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge and a high-level signal disables the charge and places the device in a low-power mode. A high-to-low transition on this pin also resets all timers and timer fault conditions. Note that this applies to both AC and USB charging.

#### TTE INPUT (TIMER AND TERMINATION ENABLE)

The TTE digital input is used to disable or enable the fast-charge timer and charge taper detection. A low-level signal on this pin enables the fast-charge timer and taper timer and a high-level signal disables this feature. Note that this applies to both AC and USB charging.

#### THERMAL SHUTDOWN AND PROTECTION

The bqTINY-II monitors the junction temperature,  $T_J$ , of the die and suspends charging if  $T_J$  exceeds  $T_{(SHTDWN)}$ . Charging resumes when  $T_J$  falls below  $T_{(SHTDWN)}$  by approximately 15°C.

#### **TE INPUT (TIMER ENABLED)**

The  $\overline{\text{TE}}$  digital input is used to disable or enable the fast-charge timer. A low-level signal on this pin enables the fast-charge timer and a high-level signal disables this feature.

Note that this applies to both AC and USB charging.





#### TIMER FAULT RECOVERY

As shown in Figure 4, bqTINY-II provides a recovery method to deal with timer fault conditions. The following summarizes this method:

Condition #1: Charge voltage above recharge threshold (V<sub>(RCH)</sub>) and timeout fault occurs

Recovery method: bqTINY-II waits for the battery voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge or battery removal. Once the battery falls below the recharge threshold, the bqTINY-II clears the fault and starts a new charge cycle. A POR or  $\overline{\text{CE}}$  or  $\overline{\text{TTE}}$  toggle also clears the fault.

Condition #2: Charge voltage below recharge threshold (V<sub>(RCH)</sub>) and timeout fault occurs

Recovery method: Under this scenario, the bqTINY-II applies the  $I_{(FAULT)}$  current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, then the bqTINY-II disables the  $I_{(FAULT)}$  current and executes the recovery method described for condition #1. Once the battery falls below the recharge threshold, the bqTINY-II clears the fault and starts a new charge cycle. A POR or  $\overline{CE}$  or  $\overline{TTE}$  toggle also clears the fault.





#### APPLICATION INFORMATION

#### THERMAL CONSIDERATIONS

The bqTINY-II is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled, QFN/SON PCB Attachment Application Note (TI Literature No. SLUA271).

The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the device junction to the air surrounding the package surface (ambient). The mathematical expression for  $\theta_{JA}$ is:

$$\theta_{\mathsf{JA}} = \frac{\mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}}}{\mathsf{P}} \tag{5}$$

Where:

- $T_J$  = device junction temperature
- $T_A$  = ambient temperature
- P = device power dissipation

Factors that can greatly influence the measurement and calculation of θ<sub>JA</sub> include:
 whether or not the device is board mounted
 trace size, composition, thickness, and geometry
 orientation of the device (horizontal arrestical)

- orientation of the device (horizontal or vertical)
- volume of the ambient air surrounding the device under test and airflow
- whether other surfaces are in close proximity to the device being tested

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation:

$$P = (V_{IN} - V_{I(BAT)}) \times I_{O(OUT)}$$
(6)

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at it's lowest. See Figure 2.

#### **PCB LAYOUT CONSIDERATIONS**

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from V<sub>CC</sub> to V<sub>SS</sub> and the output filter capacitors from OUT to VSS should be placed as close as possible to the bqTINY, with short trace runs to both signal and VSS
- All low-current V<sub>SS</sub> connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power
- The BAT pin is the voltage feedback to the device and should be connected with its trace as close to the battery pack as possible.
- The high current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The bqTINY-II is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment Application Note (TI Literature No. SLUA271).






DRC (S-PDSO-N10)


#### **CUSTOM DEVICE**

#### PLASTIC SMALL OUTLINE



NOTES:A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.
- Æ. Metalized features are supplier options and may not be on the package.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated