

FEATURES

SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS260Q-JUNE 1993-REVISED NOVEMBER 2006

FLATURES	SN54LVTH162245 WD PACKAGE
 Members of the Texas Instruments Widebus™ Family 	SN74LVTH162245 DGG OR DL PACKAGE (TOP VIEW)
 A-Port Outputs Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required 	1DIR 1 48 1 0E 1B1 2 47 1A1
 Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC}) 	1B2 3 46 1A2 GND 4 45 GND 1B3 5 44 1A3
 Support Unregulated Battery Operation Down to 2.7 V 	1B4 [6 43] 1A4 V _{CC} [7 42] V _{CC}
 Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1B5 8 41 1A5 1B6 9 40 1A6
 I_{off} and Power-Up 3-State Support Hot Insertion 	GND 0 10 39 GND 1B7 0 11 38 1 1A7
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1B8 0 12 37 0 1A8 2B1 0 13 36 0 2A1
 Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise 	2B2 14 35 2A2 GND 15 34 GND
 Flow-Through Architecture Optimizes PCB Layout 	2B3 16 33 2A3 2B4 17 32 2A4 V _{CC} 18 31 V _{CC}
 Latch-Up Performance Exceeds 500 mA Per JESD 17 	V _{CC} 18 31 V _{CC} 2B5 19 30 2A5 2B6 20 29 2A6
ESD Protection Exceeds JESD 22	GND 21 28 GND
 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 	2B7 22 27 2A7 2B8 23 26 2A8
 – 1000-V Charged-Device Model (C101) 	2DIR 24 25 2OE

DESCRIPTION/ORDERING INFORMATION

The 'LVTH162245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent $22 \cdot \Omega$ series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES2004-VUNE 1993-REDISED NOVEMBER 2006

DESCRIPTION/ORDERING INFORMATION (CONTINUED)


When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	FBGA – GRDReel of 1000FBGA – ZRD (Pb-free)		74LVTH162245GRDR	LL2245	
			74LVTH162245ZRDR	- LL2240	
		Tube of 25	SN74LVTH162245DL		
	SSOP – DL	TUDE OF 25	SN74LVTH162245DLG4	LVTH162245	
	550P - DL	Reel of 1000	SN74LVTH162245DLR		
–40°C to 85°C		Reel of 1000	74LVTH162245DLRG4		
			SN74LVTH162245DGGR		
	TSSOP – DGG	Reel of 2000	74LVTH162245DGGRG4	LVTH162245	
			74LVTH162245GRE4		
	VFBGA – GQL VFBGA – ZQL (Pb-free) Reel of 1000		SN74LVTH162245KR	– LL2245	
			74LVTH162245ZQLR	LLZZ40	
–55°C to 125°C	CFP – WD	Tube	SNJ54LVTH162245WD	SNJ54LVTH162245WD	

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



000000

κ

TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 OE
в	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V _{CC}	V _{CC}	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V _{CC}	V _{CC}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
Κ	2DIR	NC	NC	NC	NC	2 <mark>0E</mark>

(1) NC - No internal connection

SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS260Q-JUNE 1993-REVISED NOVEMBER 2006

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)


	1	2	3	4	5	6
Α	1B1	NC	1DIR	1 0E	NC	1A1
В	1B3	1B2	NC	NC	1A2	1A3
С	1B5	1B4	V _{CC}	V _{CC}	1A4	1A5
D	1B7	1B6	GND	GND	1A6	1A7
Е	2B1	1B8	GND	GND	1A8	2A1
F	2B3	2B2	GND	GND	2A2	2A3
G	2B5	2B4	V _{CC}	V _{CC}	2A4	2A5
н	2B7	2B6	NC	NC	2A6	2A7
J	2B8	NC	2DIR	2 <mark>0E</mark>	NC	2A8


(1) NC - No internal connection

FUNCTION TABLE⁽¹⁾ (EACH 8-BIT SECTION)


CONTRO	L INPUTS	OPERATION		
OE	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	Х	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os always are active.






To Seven Other Channels



To Seven Other Channels



(TOP VIEW)

3 4 5 6

Α

В

С

D

Е

F

G

н

J

1 2

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾	Input voltage range ⁽²⁾			
Vo	Voltage range applied to any output in the high-in	npedance or power-off state ⁽²⁾	-0.5	7	V
Vo	Voltage range applied to any output in the high st	tate ⁽²⁾	-0.5	V _{CC} + 0.5	V
		SN54LVTH162245 (B port)		96	
I _O	Current into any output in the low state	SN74LVTH162245 (B port)		128	mA
		A port		30	
		SN54LVTH162245 (B port)		48	
I _O	Current into any output in the high state ⁽³⁾	output in the high state ⁽³⁾ SN74LVTH162245 (B port)		64	mA
		A port		30	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V ₀ < 0		-50	mA
		DGG package		70	
0	Deckage thermal impedance (4)	DL package		63	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	GQL/ZQL package			0,00
		GRD/ZRD package		36	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (2)

(3) This current flows only when the output is in the high state and $V_O > V_{CC}$. (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			SN54LVTH	SN54LVTH162245		62245	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
1	Lich lovel output ourrent	A port		-12		-12	A
IOH	High-level output current	B port		-24		-32	mA
		A port		12		12	A
I _{OL}	Low-level output current	B port		48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t\!/\!\Delta V_{CC}$	Power-up ramp rate	·	200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Texas TRUMENTS INS www.ti.com 询"L<u>VTH162245"供应商</u>

SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS260Q-JUNE 1993-REVISED NOVEMBER 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEST		SN54	LVTH162245		SN74L	VTH1622	45		
PARA	AMETER	TEST C	ONDITIONS	MIN	TYP ⁽¹⁾	IAX	MIN	TYP ⁽¹⁾	MAX	UNI	
V _{IK}		V _{CC} = 2.7 V,	I _I = -18 mA		-	-1.2			-1.2	V	
	A	$V_{CC} = 2.7 V \text{ to } 3.6 V,$	I _{OH} = -100 μA	V _{CC} - 0.2			$V_{CC} - 0.2$				
	A port	V _{CC} = 3 V,	I _{OH} = -12 mA	2			2				
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \ I_{OH} = -100 \ \mu\text{A}$		V _{CC} - 0.2			$V_{CC} - 0.2$			v	
V _{OH}	Durant	V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			2.4			v	
	B port	V 2V	I _{OH} = -24 mA	2							
		V _{CC} = 3 V	I _{OH} = -32 mA				2				
	A port	V_{CC} = 2.7 V to 3.6 V,	I _{OL} = 100 μA			0.2			0.2		
	A port	$V_{CC} = 3 V,$	l _{OL} = 12 mA			0.8			0.8		
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2		
V		$v_{\rm CC} = 2.7 v$	I _{OL} = 24 mA			0.5			0.5	V	
V _{OL}	P port	t V _{CC} = 3 V	I _{OL} = 16 mA			0.4			0.4	v	
	B port		I _{OL} = 32 mA			0.5			0.5		
			I _{OL} = 48 mA		(0.55					
		I _{OL} = 64 mA						0.55			
Control	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1			
	inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10		
I _I			V _I = 5.5 V			20			20	μA	
	A or B port ⁽²⁾	$V_{CC} = 3.6 V$	$V_{I} = V_{CC}$			5			5		
	pon		V ₁ = 0			-10			-10		
I _{off}		$V_{CC} = 0,$	$V_1 \text{ or } V_0 = 0 \text{ to } 4.5 \text{ V}$						±100	μA	
		V _{CC} = 3 V	V _I = 0.8 V	75			75				
I _{I(hold)}	A or B	$v_{\rm CC} = 3 v$	V ₁ = 2 V	-75			-75			μA	
1(100)	port	$V_{CC} = 3.6 V,^{(3)}$	$V_{I} = 0$ to 3.6 V						500 -750	pa	
I _{OZPU}		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	= 0.5 V to 3 V,		±10	00 ⁽⁴⁾			±100	μA	
I _{OZPD}		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	= 0.5 V to 3 V,		±10	00 ⁽⁴⁾			±100	μA	
		V _{CC} = 3.6 V,	Outputs high		(0.19			0.19		
I _{CC}		$I_{O} = 0,$	Outputs low			5			5	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.19			0.19			
$\Delta I_{CC}^{(5)}$		$\label{eq:V_CC} \begin{array}{l} V_{CC} = 3 \ V \ \text{to} \ 3.6 \ V, \\ \text{One input at} \ V_{CC} - 0. \\ \text{Other inputs at} \ V_{CC} \ o \end{array}$	6 V, r GND			0.3			0.2	mA	
CI		$V_{I} = 3 V \text{ or } 0$			4			4		pF	
C _{io}		$V_0 = 3 V \text{ or } 0$			10			10		рF	

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) Unused pins at V_{CC} or GND

(3) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

On products compliant to MIL-PRF-38535, this parameter is not production tested. (4)

(5) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCENSING-WUNE 19982-REF/SELD NOVEMBER 2006



Switching Characteristics


over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN	54LVTH	16224	5		SN74L	VTH16	2245		
PARAMETER	FROM (INPUT)	TO (OUTPUT)			V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V	V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP ⁽¹⁾	MAX	MIN	MAX	
t _{PLH}	А	В	1	3.5		4	1	2.3	3.3		3.7	ns
t _{PHL}	A	В	1	3.5		3.9	1	2.2	3.3		3.5	115
t _{PLH}	В	А	1	4.3		5.3	1	2.8	4		4.6	ns
t _{PHL}	В	~	1	4.2		4.5	1	2.5	3.4		3.6	115
t _{PZH}	OE	В	1	4.8		5.9	1	2.8	4.6		5.4	ns
t _{PZL}	ÛE	В	1	4.8		5.5	1	3	4.6		5.2	115
t _{PZH}	OE	А	1	5.5		7.2	1	3.3	5.3		6.3	ns
t _{PZH}	ÛE	A	1	5.4		6.4	1	3.3	5.1		5.8	115
t _{PHZ}	ŌĒ	В	1.5	5.5		5.8	1.5	3.8	5.2		5.5	~~
t _{PLZ}	ÛE	Б	1.5	5.5		5.8	1.5	3.5	5.1		5.4	ns
t _{PHZ}	ŌĒ	А	1.5	5.8		6.5	1.5	4	5.6		5.9	20
t _{PLZ}	UE	A	1.2	6.3		6.3	1.5	3.8	5.5		5.5	ns
t _{sk(LH)}									0.5			nc
t _{sk(HL)}									0.5			ns


(1) All typical values are at V_{CC} = 3.3 V, T_A = 25^{\circ}C.


SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS260Q-JUNE 1993-REVISED NOVEMBER 2006




PARAMETER MEASUREMENT INFORMATION







VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns. t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finis	h MSL Peak Temp ⁽³⁾
5962-9678001QXA	ACTIVE	CFP	WD	48	1	TBD	A42 SNPB	N / A for Pkg Type
5962-9678001VXA	ACTIVE	CFP	WD	48	1	TBD	A42 SNPB	N / A for Pkg Type
74LVTH162245DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVTH162245DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVTH162245GRDR	ACTIVE	BGA MI CROSTA R JUNI OR	GRD	54	1000	TBD	SNPB	Level-1-240C-UNLIM
74LVTH162245GRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVTH162245ZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
74LVTH162245ZRDR	ACTIVE	BGA MI CROSTA R JUNI OR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVTH162245DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH162245DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH162245DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH162245DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH162245KR	ACTIVE	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SNJ54LVTH162245WD	ACTIVE	CFP	WD	48	1	TBD	A42 SNPB	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA


MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

WD (R-GDFP-F**)

<u> 查询"LVTH162245"供应商</u>

CERAMIC DUAL FLATPACK

48 LEADS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only
 - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
 - GDFP1-F56 and JEDEC MO-146AB



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.


Falls within JEDEC MO-205 variation DD.

D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


Falls within JEDEC MO-205 variation DD.

D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



MECHANICAL DATA


<u> 查询"LVTH162245"供应商</u>

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**)

48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



MECHANICAL DATA


<u> 查询"LVTH162245"供应商</u>

DGG (R-PDSO-G**)

MTSS003D – JANUARY 1995 – REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated