

L6382D

Power management unit for microcontrolled ballast

Features

- Integrated high-voltage start-up
- 4 drivers for PFC, half-bridge & pre-heating MOSFETs
- 3.3V microcontroller compatible
- Fully integrate power management for all operating modes
- Internal two point V_{CC} regulator
- Over-current protection with digital output signal
- Cross-conduction protection (interlocking)
- Under voltage lock-out
- Integrated bootstrap diode

Applications

Dimmable / non-dimmable ballast



Description

The L6382D is suitable for microcontrolled electronic ballasts embedding a PFC stage and a half-bridge stage. The L6382D includes 4 MOSFET driving stages (for the PFC, for the half bridge, for the preheating MOSFET) plus a power management unit (PMU) featuring also a reference able to supply the microcontroller in any condition.

Besides increasing the application efficiency, the L6382D reduces the bill of materials because different tasks (regarding drivers and power management) are performed by a single IC, which improves the application reliability.




Figure 1.	Block diagram

1	Devi	ce desc	ription
2	Pin	settings	
	2.1	Pin cor	nnection
	2.2	Pin des	scription
3	Max	imum ra	tings
	3.1	Absolu	te maximum ratings6
	3.2	Therma	al data
4	Elec	trical ch	aracteristics
5	Турі	cal elect	trical performance 11
6	Арр	lication	information
	6.1	Power	management
		6.1.1	START-UP mode
		6.1.2	SAVE Mode
		6.1.3	OPERATING Mode13
		6.1.4	Shut down
7	Bloc	k descri	iption
	7.1	Supply	section
	7.2	3.3V re	ference voltage
	7.3	Drivers	
	7.4	Interna	I logic, over current protection (OCP) and interlocking function 17
8	Pack	age me	chanical data
9	Orde	er codes	
10	Revi	sion his	atory



1 Device description

Designed in High-voltage BCD Off-line technology, the L6382D is a PFC and ballast controller provided with 4 inputs pin and a high voltage start-up generator conceived for applications managed by a microcontroller providing the maximum flexibility. It allows the designer to use the same ballast circuit for different lamp wattage/type by simply changing the μ C software.

The digital input pins - able to receive signals up to 400KHz - are connected to level shifters that provide the control signals to their relevant drivers; in particular the L6382D embeds one driver for the PFC pre-regulator stage, two drivers for the ballast half-bridge stage (High Voltage, including also the bootstrap function) and the last one to provide supplementary features like preheating of filaments supplied through isolated windings in dimmable applications.

A precise reference voltage (+3.3V \pm 1%) able to provide up to 30mA is available to supply the μ C: this current is obtained thanks to the on-chip high voltage start-up generator that, moreover, keeps the consumption before start-up below 150 μ A.

The chip has been designed with advanced power management logic to minimize power losses and increase the application reliability.

In the half-bridge section, a patented integrated bootstrap section replaces the external bootstrap diode.

The L6382D integrates also a function that regulates the IC supply voltage (without the need of any external charge pump) and optimizes the current consumption.




Figure 2. Typical system block diagram

57

57

2 Pin settings

2.1 Pin connection



PFI 1 20 VREF LSI 2 19 CSI HSI 3 18 CSO HEI 4 17 HEG PFG 5 16 N.C. N.C. 6 15 HVSU TPR 7 14 N.C. GND 8 13 OUT LSG 9 12 HSG
HSI 3 18 CSO HEI 4 17 HEG PFG 5 16 N.C. N.C. 6 15 HVSU TPR 7 14 N.C. GND 8 13 OUT
HEI 4 17 HEG PFG 5 16 N.C. N.C. 6 15 HVSU TPR 7 14 N.C. GND 8 13 OUT
PFG516 \square N.C.N.C.615 \square HVSUTPR714 \square N.C.GND813 \square OUT
N.C. 6 15 HVSU TPR 7 14 N.C. GND 8 13 OUT
TPR 7 14 N.C. GND 8 13 OUT

2.2 Pin description

Name	Pin N°	Description
1	PFI	Digital input signal to control the PFC gate driver. This pin has to be connected to a TTL compatible signal.
2	LSI	Digital input signal to control the half-bridge low side driver. This pin has to be connected to a TTL compatible signal.
3	HSI	Digital input signal to control the half-bridge high side driver. This pin has to be connected to a TTL compatible signal.
4	HEI	Digital input signal to control the HEG output. This pin has to be connected to a TTL compatible signal.
5	PFG	PFC Driver Output. This pin is intended to be connected to the PFC power MOSFET gate. A resistor connected between this pin and the power MOS gate can be used to reduce the peak current. An internal $10K\Omega$ resistor toward ground avoids spurious and undesired MOSFET turn-on. The totem pole output stage is able to drive the power MOS with a peak current of 120mA source and 250mA sink.
6	N.C.	Not connected
7	TPR	Input for two point regulator; by coupling the pin with a capacitor to a switching circuit, it is possible to implement a charge circuit for the Vcc.
8	GND	Chip ground. Current return for both the low-side gate-drive currents and the bias current of the IC. All of the ground connections of the bias components should be tied to a trace going to this pin and kept separate from any pulsed current return.

Table	1. Pir	ו desc	ription
-------	--------	--------	---------

Name	Pin N°	Description
9	LSG	Low Side Driver Output. This pin must be connected to the gate of the half- bridge low side power MOSFET. A resistor connected between this pin and the power MOS gate can be used to reduce the peak current. An internal $20K\Omega$ resistor toward ground avoids spurious and undesired MOSFET turn-on. The totem pole output stage is able to drive power with a peak current of 120mA source and 120mA sink.
10	Vcc	Supply Voltage for the signal part of the IC and for the drivers.
11	BOOT	High-side gate-drive floating supply Voltage. The bootstrap capacitor connected between this pin and pin 13 (OUT) is fed by an internal synchronous bootstrap diode driven in phase with the low-side gate-drive. This patented structure normally replaces the external diode.
12	HSG	High Side Driver Output. This pin must be connected to the gate of the half bridge high side power MOSFET . A resistor connected between this pin and the power MOS gate can be used to reduce the peak current. An internal $20K\Omega$ resistor toward OUT pin avoids spurious and undesired MOSFET turn-on The totem pole output stage is able to drive the power MOS with a peak current of 120mA source and 120mA sink.
13	OUT	High-side gate-drive floating ground. Current return for the high-side gate-drive current. Layout carefully the connection of this pin to avoid too large spikes below ground.
14	N.C.	Not connected
15	HVSU	High-voltage start-up. The current flowing into this pin charges the capacitor connected between pin Vcc and GND to start up the IC. Whilst the chip is in <u>save</u> mode, the generator is cycled on-off between turn-on and <u>save</u> mode voltages. When the chip works in <u>operating</u> mode the generator is shut down and it is re-enabled when the Vcc voltage falls below the UVLO threshold. According to the required V_{REF} pin current, this pin can be connected to the rectified mains voltage either directly or through a resistor.
16	N.C.	High-voltage spacer. The pin is not connected internally to isolate the high- voltage pin and comply with safety regulations (creepage distance) on the PCB.
17	HEG	Output for the HEI block; this driver can be used to drive the MOS employed in isolated filaments preheating. An internal $20K\Omega$ resistor toward ground avoids spurious and undesired MOSFET turn-on.
18	CSO	Output of current sense comparator, compatible with TTL logic signal; during <i>operating</i> mode, the pin is forced low whereas whenever the OC comparator is triggered (CSI> 0.5V typ.) the pin latches high.
19	CSI	Input of current sense comparator, it is enabled only during <i>operating mode</i> ; when the pin voltage exceeds the internal threshold, the CSO pin is forced high and the half bridge drivers are disabled. It exits from this condition by either cycling the Vcc below the UVLO or with LGI=HGI=low simultaneously.
20	VREF	Voltage reference. During <i>normal mode</i> an internal generator provides an accurate voltage reference that can be used to supply up to 30mA (during operating mode) to an external circuit. A small film capacitor (0.22μ F min.), connected between this pin and GND is recommended to ensure the stability of the generator and to prevent noise from affecting the reference.



3 Maximum ratings

3.1 Absolute maximum ratings

Table	2. Ab	solute i	maximum ratings	

Symbol	Pin	Parameter	Parameter Value	
V _{CC}	10	IC supply voltage (ICC = 20mA)	Self-limited	
V _{HVSU}	15	High voltage start-up generator voltage range	-0.3 to 600	V
V _{BOOT}	11	Floating supply voltage	-1 to V _{HVSU} +V _{CC}	V
V _{OUT}	13	Floating ground voltage	-1 to 600	V
I _{TPR(RMS)}	7	Maximum TPR RMS current	±200	mA
I _{TPR(PK)}	7	Maximum TPR peak current	±600	mA
V _{TPR}	7	Maximum TPR voltage ⁽¹⁾	14	V
	19	CSI input voltage -0.3 to 7		V
	1, 2, 3, 4	Logic input voltage	-0.3 to 7	V
	9, 12, 17	Operating frequency	15 to 400	KHz
	5	Operating frequency	15 to 600	KHz
Tstg		Storage temperature	-40 to +150	°C
TJ		Ambient temperature operating range	-40 to +125	°C

1. Excluding *operating* mode

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thJA}	Maximum thermal resistance junction-ambient	120	°C/W



Electrical characteristics 4

Table 4. Electrical characteristcs (T_J = 25°C, V_{CC} = 13V, C_{DRIVER} = 1nF unless otherwise specified)

Symbol	Pin	Parameter	Test condition	Min	Тур	Max	Unit		
Supply vo	Supply voltage								
V _{CCON}	10	Turn-on voltage		13	14	15	V		
V _{CCOFF}	10	Turn-off voltage		7.5	8.25	9.2	V		
V _{CCSM}	10	Save mode voltage		12.75	13.8	14.85	V		
VSMhys	10	Save mode hysteresys		0.12	0.16	0.2	v		
$V_{\text{REF}(\text{OFF})}$	10	Reference turn-off		5.7	6	6.4	V		
IvccON	10	Start-up current				150	μA		
IvccSM	10	Save Mode current				190	μA		
10000111	10	consumption	(1)		150	230	μA		
lvcc	10	Quiescent current in operating mode	LGI = HGI = high; no load on VREF.			2	mA		
Vz	10	Internal Zener		16.5	17	18	V		
High volta	ge start-i	qr							
IMSS	15	Maximum current	V _{HVSU} > 50V	20			mA		
ILSS	15	Leakage current off state	V _{HVSU} = 600V			40	μA		
Two point	regulato	r (TPR) protection							
TPR _{st}	10	Vcc Protection level	Operating mode	14.0	14.5	15.0	v		
TPR _(ON)	10	Vcc Turn-on level	<i>Operating mode; a</i> fter the first falling edge on LSG	12.5	13	13.5	v		
TPR _(OFF)	10	Vcc Turn-off level	<i>Operating mode</i> ; after the first falling edge on LSG	12.45	12.95	13.48	v		
	7	Output voltage on state	I _{TPR} = 200mA			2	v		
	7	Forward voltage drop Diode	@ 600mA forward current.			2.3	v		
	7	Leakage current off state	V _{TPR} = 13V			5	μA		



Table 4. Electrical characteristcs (T_J = 25° C, V_{CC} = 13V, C_{DRIVER} = 1nF unless otherwise specified) (continued)

Symbol	Pin	Parameter	Test condition	Min	Тур	Max	Unit
LSG, HEG	& PFG d	rivers					
	5, 9	HIGH Output	ILSG = IPFG = 10mA		10 -		
V _{OH(LS})	17	Voltage	IHEG = 2.5mA		12.5		V
V	5, 9	LOW Output	ILSG=IPFG=10mA		0.5		
V _{OL(LS)}	17	Voltage	IHEG = 2.5mA		0.5		V
		Source Current	LSG and PFG	120			mA
		Capability	HEG	50			mA
			LSG	120			mA
		Sink Current Capability	HEG	70			
			PFG	250			
			LSG		115		ns
T _{RISE}		Rise time	HEG		300		ns
			PFG		60		ns
			LSG		75		ns
T _{FALL}		Fall time	HEG		110		ns
			PFG		40		ns
			LSG; high to low and low to high			300	ns
T _{DELAY}		Propagation delay (input to output)	HEG; high to low and low to high			200	ns
			PFG; high to low			250	ns
			PFG; low to high			200	ns
			LSG		20		KΩ
R _B		Pull down Resistor	HEG		50		KΩ
			PFG		10		KΩ
HSG drive	er (voltage	es referred to OUT)					
V _{OH(HS)}	12	HIGH Output Voltage	IHSG = 10 mA		12.5		v
V _{OL(HS)}	12	LOW Output Voltage	IHSG = 10 mA		0.5		V
	12	Sink Current Capability		120			mA
	12	Source Current Capability		120			mA
T _{RISE}	12	Rise time	Cload = 1nF		115		ns
T _{FALL}	12	Fall time	Cload = 1nF		75		ns



Table 4. Electrical characteristcs (T_J = 25° C, V_{CC} = 13V, C_{DRIVER} = 1nF unless otherwise specified) (continued)

Symbol	Pin	Parameter	Test condition	Min	Тур	Max	Unit
T _{DELAY}	12	Propagation delay (LGI to LSG)	high to low and low to high			300	ns
R _B	12	Pull down Resistor	to OUT		20		KΩ
High-side	floating	gate-driver supply					
I _{LKBOOT}	11	V _{BOOT} pin leakage current	age V _{BOOT} = 580V			5	μA
I _{LKOUT}	13	OUT pin leakage current				5	μA
R _{DS(on)}		Synchronous bootstrap diode on- resistance	V _{LVG} = HIGH		150		w
		Forward Voltage Drop	at 10 mA forward current		2.4		V
		Forward Current	at 5V forward voltage drop	20			mA
V _{REF}							
20 20 20	20	Reference voltage	15mA load.	3.267	3.3	3.366	V
	20	Load regulation	IRef = -3 to +30 mA	-20		2	mV
	20	Voltage change	15mA load; Vcc = 9V to 15V			15	mV
	20	V _{REF} latched protection				2	V
	20	V _{REF} Clamp @3mA	V_{CC} from 0 to V_{CCON} during start-up;Vcc from $V_{REF(OFF)}$ to 0 during shut-down; V_{ref} <2V		1.2	1.4	v
1	20	Current Drive		-3		+30	mA
I _{REF}	20	Capability	Save mode	-3		+10	mA
Overcurre	nt buffer	stage					
V _{CSI}	19	Comparator Level		0.537	0.56	0.582	V
I _{CSI}	19	Input Bias Current				500	nA
		Propagation delay	CSO turn off to LSG low			200	ns
	18	High output voltage	I _{CSO} = 200μA	V _{REF} - 0.5V			
	18	Low output voltage	I _{CSO} = -150μA			0.5	V




Table 4. Electrical characteristcs (T_J = 25° C, V_{CC} = 13V, C_{DRIVER} = 1nF unless otherwise specified) (continued)

Symbol	Pin	Parameter	Test condition	Min	Тур	Max	Unit
DIM							
		Normal Mode Time Out		70	100	130	μs
		Vref enabling drivers			3.0		V
T _{ED}		Time enabling drivers			10		μs
Logic inp	ut						
	1 to 4	Low Level Logic Input Voltage				0.8	V
	1 to 4	High Level Logic Input Voltage		2.2			V
	LGI	Pull down resistor			100		KΩ



Typical electrical performance 5





300 250

200

150


100

50


0

-40







Propagation delays [ns] high Figure 9. Figure 8. to low vs. $\rm T_{\rm J}$



Propagation delays [ns] low to high vs. T_J





57

6 Application information

6.1 Power management

The L6382D has two stable states (SAVE MODE and OPERATING MODE) and two additional states that manage the Start-up and fault conditions (*Figure 10*): the Over Current Protection is a parallel asynchronous process enabled when in <u>operating</u> mode.

Following paragraphs will describe each mode and the condition necessary to shift between them.




Figure 10. State diagram

6.1.1 START-UP mode

With reference to the timing diagram of figure 11, when power is first applied to the converter, the voltage on the bulk capacitor builds up and the HV generator is enabled to operate drawing about 10mA. This current, diminished by the IC consumption (less than 150μ A), charges the bypass capacitor connected between pin Vcc and ground and makes its voltage rise almost linear.

During this phase, all IC's functions are disabled except for:

- the current sinking circuit on VREF pin that maintains low the voltage by keeping disabled the microcontroller connected to this pin;
- the High-Voltage Start-Up (HVSU) that is ON (conductive) to charge the external capacitor on pin Vcc.

As the Vcc voltage reaches the start-up threshold (14V typ.) the chip starts operating and the HV generator is switched off.



Summarizing:

- the high-voltage start-up generator is active;
- V_{REF} is disabled with additional sinking circuit on pin V_{REF} enabled;
- TPR is disabled;
- OCP is disabled;
- the drivers are disabled.

6.1.2 SAVE Mode

This mode is entered after the Vcc voltage reaches the turn-on threshold; the V_{REF} is enabled in low current source mode to supply the μ C connected to it, whose wake-up required current must be less than 10mA: if no switching activity is detected at LGI input, the high voltage start-up generator cycles ON-OFF keeping the Vcc voltage between VccON and VccSM.

Summarizing:

- the high-voltage start-up generator is cycling;
- V_{REF} is enabled in low source current capability ($I_{\text{REF}} \le 10$ mA);
- TPR circuit is disabled;
- OCP is disabled;
- the drivers are disabled.

If the Vcc voltage falls below the V_{REF(OFF)} threshold, the device enters the <u>start-up</u> mode.

6.1.3 OPERATING Mode

After 10μ s in <u>save</u> mode and only if the voltage at V_{REF} is higher than 3.0V, on the falling edge on the HGI input, the drivers are enabled as well as all the IC's functions; this is the mode correspondent to the proper lamp behavior.

Summarizing:

- HVSU is OFF
- V_{REF} is enabled in high source current mode (I_{REF} < 30mA)
- TPR circuit is enabled
- OCP is enabled
- the drivers are enabled

If there is no switching activity on LGI for more than 100µs, the IC returns in *save* mode.

6.1.4 Shut down

This state permits to manage the fault conditions in *<u>operating</u>* mode and it is entered by the occurrence on one of the following conditions:

- 1. Vcc<VccOff (Under Voltage fault on Supply),
- 2. V_{REF}<2.0V (Under Voltage fault on V_{REF})




In this state the functions are:

- The HVSU generator is ON
- V_{REF} is enabled in low source current mode (I_{REF} < 10mA)
- TPR is disabled
- OCP is disabled
- the drivers are disabled

In this state if Vcc reaches VccOn, the device enters the <u>save</u> mode otherwise, if Vcc<V_{REF(OFF)}, also the μ C is turned off and the device will be ready to execute the Start-up sequence.

Figure 11. Timing sequences: TPR behavior








Figure 12. Timing sequences: save mode and operating mode



7 Block description

7.1 Supply section

 μPUVLO (μPower Under Voltage Lock Out): This block controls the power management of the L6382D ensuring the right current consumption in each operating state, the correct V_{REF} current capability, the driver enabling and the high-voltage startup generator switching.

During Start-up the device sinks the current necessary to charge the external capacitor on pin V_{CC} from the high voltage bus; in this state the other IC's functions are disabled and the current consumption of the whole IC is less than 150µA.

When the voltage on V_{CC} pin reaches VccON, the IC enters the <u>save</u> mode where the μ PUVLO block controls Vcc between VccON and VccSM by switching ON/OFF the high voltage start-up generator.

- HVSU (High-Voltage Start-Up generator): a 600V internal MOS transistor structure controls the Vcc supply voltage during <u>start-up</u> and <u>save</u> mode conditions and it reduces the power losses during <u>operating</u> Mode by switching OFF the MOS transistor. The transistor has a source current capability of up to 30mA.
- **TPR (Two Point Regulator) & PWS:** during <u>normal</u> mode, the TPR block controls the PSW switch in order to regulate the IC supply voltage (V_{CC}) to a value in the range between TPR(ON) and TPR(OFF) by switching ON and OFF the PSW transistor *Figure 11.*
 - Vcc > TPRst: the PSW is switched ON immediately;
 - TPR(ON) < Vcc < TPRst: the PSW is switched ON at the following falling edge of LGI;
 - Vcc < TPR(OFF): the PSW is switched OFF at the following falling edge on LGI.

When the PSW switch is OFF, the diodes build a charge pump structure so that, connecting the TPR pin to a switching voltage (through a capacitor) it is possible to supply the low voltage section of the chip without adding any further external component. The diodes and the switch are designed to withstand a current of at least $200 \text{mA}_{\text{RMS}}$.

7.2 3.3V reference voltage

This block is used to supply the microcontroller; this source is able to supply 10mA in <u>save</u> mode and 30mA in <u>operating</u> mode; moreover, during <u>start-up</u> when V_{REF} is not yet available, an additional circuit is ensures that, even sinking 3mA, the pin voltage doesn't exceed 1.2V.

The reference is available until Vcc is above $V_{\text{REF}(\text{OFF})}$; below that it turns off and the additional sinking circuit is enabled again.



7.3 Drivers

- LSD (Low Side Driver): it consists of a level shifter from 3.3V logic signal (LSI) to Vcc MOS driving level; conceived for the half-bridge low-side power MOS, it is able to source and sink 120mA (min).
- HSD (*Level Shifter and High Side Driver*): it consists of a level shifter from 3.3V logic signal (HGI) to the high side gate driver input up to 600V. Conceived for the half-bridge high-side power MOS, the HSG is able to source and sink 120mA.
- PFD (*Power Factor Driver*): it consists of a level shifter from 3.3V logic signal (PFI) to Vcc MOS driving level: the driver is able to source 120mA from Vcc to PFG (turn-on) and to sink 250mA to GND (turn-off); it is suitable to drive the MOS of the PFC preregulator stage.
- HED (*Heat Driver*): it consists of a level shifter from 3.3V logic signal (HEI) to Vcc MOS driving level; the driver is able to source 30mA from Vcc to HEG and to sink 75mA to GND and it is suitable for the filament heating when they are supplied by independent winding.
- Bootstrap Circuit: it generates the supply voltage for the high side Driver (HSD). A patented integrated bootstrap section replaces an external bootstrap diode. This section together with a bootstrap capacitor provides the bootstrap voltage to drive the high side power MOSFET. This function is achieved using a high voltage DMOS driver which is driven synchronously with the low side external power MOSFET. For a safe operation, current flow between BOOT pin and Vcc is always inhibited, even though ZVS operation may not be ensured.

7.4 Internal logic, over current protection (OCP) and interlocking function

The DIM (*Digital Input Monitor*) block manages the input signals delivered to the drivers ensuring that they are low during the described start-up procedure; the DIM block controls the L6382D behaviour during both *save* and *operating* modes.

When the voltage on pin CSI overcomes the internal reference of 0.5V (typ.) the block latches the fault condition: in this state the OCP block forces low both HSG and LSG signals while CSO will be forced high. This condition remains latched until LSI and HSI are simultaneously low and CSI is below 0.5V.

This function is suitable to implement an over current protection or hard-switching detection by using an external sense resistor.

As the voltage on pin CSI can go negative, the current must be limited below 2mA by external components.

Another feature of the DIM block is the **internal interlocking** that avoids cross-conduction in the half-bridge FET's: if by chance both HGI and LGI input's are brought high at the same time, then LSG and HSG are forced low as long as this critical condition persists.



8 Package mechanical data


In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



Dim.	mm.			inch		
	Min	Тур	Мах	Min	Тур	Мах
А	2.35		2.65	0.093		0.104
A1	0.10		0.30	0.004		0.012
В	0.33		0.51	0.013		0.200
С	0.23		0.32	0.009		0.013
D (1)	12.60		13.00	0.496		0.512
Е	7.40		7.60	0.291		0.299
е		1.27			0.050	
Н	10.0		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
L	0.40		1.27	0.016		0.050
k	0° (min.), 8° (max.)					
ddd			0.10			0.004

Table 5. SO-20 Mechanical data

Figure 13. Package dimensions





9 Order codes

Table 6. Order codes

Part number	Package	Packaging
L6382D	SO-20	Tube
L6382DTR	SO-20	Tape & Reel



10 Revision history

Table 7. Revision history

Date	Revision	Changes	
15-Nov-2004	1	First Issue	
03-Jan-2005	2	Changed from "Preliminary Data" to "Final Datasheet"	
23-Oct-2005	3	Many modified	
19-Apr-2006	4	New template	
22-May-2006	5	Typo error in block diagram, updated values in electrical charcteristics <i>Table 4.</i>	
21-Mar-2007	6	Typo on Table 2	



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

