Quad 2-input NOR gate 查询"74LVC02ADB-T"供应商

74LVC02A

FEATURES

- Wide supply range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A
- Inputs accept voltages up to 5.5V
- CMOS low power consumption
- Direct interface with TTL levels
- 5-volt tolerant inputs, for interfacing with 5-volt logic

DESCRIPTION

The 74LVC02A is a high performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment.

The 74LVC02A provides the 2-input NOR function.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = $t_f \le 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} t _{PLH}	Propagation delay nA, nB to nY	C _L = 50 pF; V _{CC} = 3.3 V	2.8	ns
Cl	Input capacitance		5.0	рF
C _{PD}	Power dissipation capacitance per gate	Notes 1 and 2	28	pF


- C_{PD} is used to determine the dynamic power dissipation (P $_{D}$ in $\mu W)$
 - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 - f_i = input frequency in MHz; C_L = output load capacity in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 - $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$
- 2. The condition is $V_I = GND$ to V_{CC} .

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
14-Pin Plastic SO	–40°C to +85°C	74LVC02A D	74LVC02A D	SOT108-1
14-Pin Plastic SSOP Type II	–40°C to +85°C	74LVC02A DB	74LVC02A DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC02A PW	74LVC02APW DH	SOT402-1

PIN CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 4, 10, 13	1Y – 4Y	Data outputs
2, 5, 8, 11	1A – 4A	Data inpute
3, 6, 9, 12	1B – 4B	Data inputs
7	GND	Ground (0 V)
14 V _{CC}		Positive supply voltage


Quad 2-input NOR gate 查询"74LVC02ADB-T"供应商

74LVC02A


LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM (ONE GATE)



FUNCTION TABLE

INP	UTS	OUTPUTS
nA	nB	nY
L	L	Н
L	Н	L
Н	L	L
Н	Н	L

NOTES: H = HIGH voltage level L = LOW voltage level

RECOMMENDED OPERATING CONDITIONS

CVMDOL	DADAMETER	CONDITIONS	LIN	MITS	UNIT
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX] UNIT
V_{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	٧
V_{CC}	DC supply voltage (for low-voltage applications)		1.2	3.6	٧
VI	DC Input voltage range		0	5.5	٧
V _O	DC output voltage range		0	V _{CC}	٧
T _{amb}	Operating ambient temperature range in free-air		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20 10	ns/V

1998 Apr 28 3

74LVC02A

ABSOLUTE MAXIMUM RATINGS¹

Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage (for max. speed performance)		-0.5 to +6.5	٧
I _{IK}	DC input diode current	V _I <0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +5.5	٧
lok	DC output diode current	$V_{\rm O} > V_{\rm CC}$ or $V_{\rm O} < 0$	±50	mA
Vo	DC output voltage	Note 2	-0.5 to V _{CC} + 0.5	V
lo	DC output source or sink current	$V_{O} = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:

DC CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			ι	IMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	40°C to -	+85°C	UNIT
			MIN	TYP ¹	MAX	
	I II CI I I I I I I I I I I I I I I I I	V _{CC} = 1.2V	V _{CC}			V
V _{IH}	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0]
V	LOW/Jovel Jamest veltage	V _{CC} = 1.2V			GND	V
V _{IL}	LOW level Input voltage	V _{CC} = 2.7 to 3.6V			0.8]
		$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -12\text{mA}$	V _{CC} - 0.5			
,,	LUCLI level autout valtage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu A$	V _{CC} - 0.2	V _{CC}] ,
V _{OH}	HIGH level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -18\text{mA}$	V _{CC} -0.6]
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} - 0.8			
		$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 12\text{mA}$			0.40	
V _{OL}	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$			0.20	V
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24$ mA			0.55	
lı	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V or GND		±0.1	±5	μА
Icc	Quiescent supply current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$		0.1	10	μΑ
Δl _{CC}	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$; $I_O = 0$	_	5	500	μА

NOTES:

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

74LVC02A

AC CHARACTERISTICS

GND = 0 V; t_r = $t_f\,\leq\,2.5$ ns; C_L = 50 pF


						LIMI	TS			
SYMBOL	PARAMETER	WAVEFORM	$V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 2.7V$			V _{CC} = 1.2V	UNIT
			MIN	TYP ¹	MAX	MIN	TYP ¹	MAX	TYP	
t _{PHL} /t _{PLH}	Propagation delay nA, nB to nY	Figures 1, 2	1.5	2.8	4.6	1.5	3.2	5.6	11	ns

NOTE:

AC WAVEFORMS


 $V_M = 1.5 \text{ V at } V_{CC} \ge 2.7 \text{ V}$ $V_M = 0.5 \cdot V_{CC} \text{ at } V_{CC} < 2.7 \text{ V}$

 $V_{\mbox{\scriptsize OL}}$ and $V_{\mbox{\scriptsize OH}}$ are the typical output voltage drop that occur with the output load.



Waveform 1. Input (nA, nB) to output (nY) propagation delays.

TEST CIRCUIT




Waveform 2. Load circuitry for switching times.

^{1.} These typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



UNIT	A max.	Α1	A ₂	А3	рb	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	ø	v	w	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01		0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°


Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	l
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT108-1	076E06S	MS-012AB			91-08-13 95-01-23	

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



						-,												
UNIT	A max.	Α ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUEDATE	
SOT337-1		MO-150AB				-95-02-04 96-01-18	


Quad 2-input NOR gate 查询"74LVC02ADB-T"供应商 74LVC02A


TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm


SOT402-1











DIMENSIONS (mm are the original dimensions)

•	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	mentoriono (inimi are the original annenoiono)																	
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	OUTLINE		REFER	EUROPEAN	ISSUE DATE			
	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
	SOT402-1		MO-153				-94-07-12- 95-04-04	