

August 1984 Revised May 1999

# MM74HC4051 • MM74HC4052 • MM74HC4053 8-Channel Analog Multiplexer • Dual 4-Channel Analog Multiplexer • Triple 2-Channel Analog Multiplexer

# **General Description**

The MM74HC4051, MM74HC4052 and MM74HC4053 multiplexers are digitally controlled analog switches implemented in advanced silicon-gate CMOS technology. These switches have low "on" resistance and low "off" leakages. They are bidirectional switches, thus any analog input may be used as an output and vice-versa. Also these switches contain linearization circuitry which lowers the on resistance and increases switch linearity. These devices allow control of up to ±6V (peak) analog signals with digital control signals of 0 to 6V. Three supply pins are provided for  $V_{CC}$ , ground, and  $V_{EE}$ . This enables the connection of 0-5V logic signals when  $V_{\mbox{\footnotesize{CC}}} = 5V$  and an analog input range of  $\pm 5V$  when  $V_{\text{FF}} = 5V$ . All three devices also have an inhibit control which when HIGH will disable all switches to their off state. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to  $\ensuremath{V_{CC}}$  and ground.

MM74HC4051: This device connects together the outputs of 8 switches, thus achieving an 8 channel Multiplexer. The binary code placed on the A, B, and C select lines determines which one of the eight switches is "on", and connects one of the eight inputs to the common output.

MM74HC4052: This device connects together the outputs of 4 switches in two sets, thus achieving a pair of 4-channel multiplexers. The binary code placed on the A, and B select lines determine which switch in each 4 channel section is "on", connecting one of the four inputs in each section to its common output. This enables the implementation of a 4-channel differential multiplexer.

MM74HC4053: This device contains 6 switches whose outputs are connected together in pairs, thus implementing a triple 2 channel multiplexer, or the equivalent of 3 single-pole-double throw configurations. Each of the A, B, or C select lines independently controls one pair of switches, selecting one of the two switches to be "on".

#### **Features**

- Wide analog input voltage range: ±6V
- Low "on" resistance: 50 typ. (V<sub>CC</sub>-V<sub>EE</sub> = 4.5V)
  - 00 typ. (VCC VEE = 1.0
  - 30 typ.  $(V_{CC}-V_{EE} = 9V)$
- Logic level translation to enable 5V logic with ±5V analog signals
- Low quiescent current: 80 µA maximum (74HC)
- Matched Switch characteristic

# **Ordering Code:**


Order Number	Package Number	Package Description
MM74HC4051M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4051WM	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC4051SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4051MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4051N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300" Wide
MM74HC4052M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4052WM	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC4052SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4052MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4052N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300" Wide
MM74HC4053M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4053WM	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC4053SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4053MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4053N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


# MM74HC4051 • MM74HC4052 • MM74HC4053

# **Connection Diagrams**

Pin Assignments for DIP, SOIC, SOP and TSSOP



Vcc	1N/0	<u>TX</u> 0	UT/IN	OX OX	UT 3X	Α	В				
16	15	<u> </u> 14	Ĵ13	12	<u> </u>	10	<u>_</u> j				
r		J	Щ		Ш		.				
			'UCVI	าธว							
	'HC4052										
71	2	3	4	5	6	7	18				
OY IN/O	2Y 0	Y UT/IN	JN/O	IIT	INH	VEE	GND				
,	Top View										



# **Truth Tables**

# MM744051


	Inp	ut		"ON"
Inh	С	В	Α	Channel
Н	Х	Χ	Χ	None
L	L	L	L	Y0
L	L	L	Н	Y1
L	L	Н	L	Y2
L	L	Н	Н	Y3
L	Н	L	L	Y4
L	Н	L	Н	Y5
L	Н	Н	L	Y6
L	Н	Н	Н	Y7

#### MM744052

In	puts		"ON" C	hannels			
Inh	В	Α	Х	Y			
Н	Χ	Χ	None	None			
L	L	L	0X	0Y			
L	L	Н	1X	1Y			
L	Н	L	2X	2Y			
L	Н	Н	3X	3Y			

# MM744053

	Inp	ut		"ON" Channels					
Inh	С	В	Α	С	b	а			
Н	Х	Χ	Χ	None	None	None			
L	L	L	L	CX	вх	AX			
L	L	L	Н	CX	вх	AY			
L	L	Н	L	CX	BY	AX			
L	L	Н	Н	CX	BY	AY			
L	Н	L	L	CY	вх	AX			
L	Н	L	Н	CY	вх	AY			
L	Н	Н	L	CY	BY	AX			
L	Н	Н	Н	CY	BY	AY			



#### **Absolute Maximum Ratings**(Note 1) (Note 2) Supply Voltage (V<sub>CC</sub>) -0.5 to +7.5V Supply Voltage (V<sub>EE</sub>) +0.5 to -7.5V Control Input Voltage (V<sub>IN</sub>) -1.5 to $V_{CC} + 1.5V$ Switch I/O Voltage (V<sub>IO</sub>) $V_{\text{EE}}$ -0.5 to $V_{\text{CC}}$ +0.5V Clamp Diode Current (I<sub>IK</sub>, I<sub>OK</sub>) ±20 mA Output Current, per pin (I<sub>OUT</sub>) ±25 mA V<sub>CC</sub> or GND Current, per pin (I<sub>CC</sub>) ±50 mA Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C Power Dissipation (P<sub>D</sub>) 600 mW (Note 3) S.O. Package only 500 mW Lead Temperature (T<sub>L</sub>) (Soldering 10 seconds) 260°C

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
Supply Voltage (V <sub>EE</sub> )	0	-6	V
DC Input or Output Voltage			
$(V_{IN}, V_{OUT})$	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f)$ $V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

**Note 1:** Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –

12 mW/°C from 65°C to 85°C.

# DC Electrical Characteristics (Note 4)

Symbol	Parameter	Parameter		V <sub>EE</sub>	v <sub>cc</sub>	$T_A = 25^{\circ}C$		T <sub>A</sub> = -40 to 85°C	$T_A = -55$ to $125$ °C	Units
Symbol	i aranietei		Conditions			Тур		Guaranteed	imits	Units
$V_{IH}$	Minimum HIGH Level				2.0V		1.5	1.5	1.5	٧
	Input Voltage				4.5V		3.15	3.15	3.15	V
					6.0V		4.2	4.2	4.2	V
V <sub>IL</sub>	Maximum LOW Level				2.0V		0.5	0.5	0.5	٧
	Input Voltage				4.5V		1.35	1.35	1.35	V
					6.0V		1.8	1.8	1.8	V
R <sub>ON</sub>	Maximum "ON" Resista	ince	$V_{INH} = V_{IL}, I_{S} = 2.0 \text{ mA}$	GND	4.5V	40	160	200	240	Ω
	(Note 5)		$V_{IS} = V_{CC}$ to $V_{EE}$	-4.5V	4.5V	30	120	150	170	Ω
			(Figure 1)	-6.0V	6.0V	20	100	125	140	Ω
			$V_{INH} = V_{IL}, I_{S} = 2.0 \text{ mA}$	GND	2.0V	100	230	280	320	Ω
			$V_{IS} = V_{CC}$ or $V_{EE}$	GND	4.5V	40	110	140	170	Ω
			(Figure 1)	-4.5V	4.5V	20	90	120	140	Ω
				-6.0V	6.0V	15	80	100	115	Ω
R <sub>ON</sub>	Maximum "ON" Resista	ince	$V_{CTL} = V_{IL}$	GND	4.5V	10	20	25	25	Ω
	Matching		$V_{IS} = V_{CC}$ to GND	-4.5V	4.5V	5	10	15	15	Ω
				-6.0V	6.0V	5	10	12	15	Ω
I <sub>IN</sub>	Maximum Control		V <sub>IN</sub> = V <sub>CC</sub> or GND				±0.1	±1.0	±1.0	μΑ
	Input Current		$V_{CC} = 2-6V$							
I <sub>CC</sub>	Maximum Quiescent		$V_{IN} = V_{CC}$ or GND	GND	6.0V		8	80	160	μΑ
	Supply Current		$I_{OUT} = 0 \mu A$	-6.0V	6.0V		16	160	320	μΑ
$I_{IZ}$	Maximum Switch "OFF"	,	$V_{OS} = V_{CC} \text{ or } V_{EE}$	GND	6.0V		±60	±600	±600	nA
	Leakage Current		$V_{IS} = V_{EE} \text{or } V_{CC}$	-6.0V	6.0V		±100	±1000	±1000	nA
	(Switch Input)		V <sub>INH</sub> = V <sub>IH</sub> (Figure 2)							
I <sub>IZ</sub>	Maximum Switch		$V_{IS} = V_{CC}$ to $V_{EE}$	GND	6.0V		±0.2	±2.0	±2.0	μΑ
	"ON" Leakage	HC4051	$V_{INH} = V_{IL}$	-6.0V	6.0V		±0.4	±4.0	±4.0	μΑ
	Current		(Figure 3)							
			$V_{IS} = V_{CC}$ to $V_{EE}$	GND	6.0V		±0.1	±1.0	±1.0	μΑ
		HC4052	V <sub>INH</sub> = V <sub>IL</sub> (Figure 3)	-6.0V	6.0V		±0.2	±2.0	±2.0	μΑ
			$V_{IS} = V_{CC}$ to $V_{EE}$	GND	6.0V		±0.1	±1.0	±1.0	μΑ
		HC4053	V <sub>INH</sub> = V <sub>IL</sub> (Figure 3)	-6.0V	6.0V		±0.1	±1.0	±1.0	μΑ

# DC Electrical Characteristics (Continued)

Symbol	Parameter		Conditions	Vee	$V_{EE}$ $V_{CC}$ $T_A = 25^{\circ}C$		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	T <sub>A</sub> = -55 to 125°C	Units	
Cymbol	i di dilictor		Conditions	- 55	- 66	Тур		Guaranteed I		0
I <sub>IZ</sub>	Maximum Switch		$V_{OS} = V_{CC}$ or $V_{EE}$	GND	6.0V		±0.2	±2.0	±2.0	μΑ
	"OFF" Leakage	HC4051	$V_{IS} = V_{EE}$ or $V_{CC}$	-6.0V	6.0V		±0.4	±4.0	±4.0	μΑ
	Current (Common Pin)		$V_{INH} = V_{IH}$							
			$V_{OS} = V_{CC}$ or $V_{EE}$	GND	6.0V		±0.1	±1.0	±1.0	μΑ
		HC4052	$V_{IS} = V_{EE}$ or $V_{CC}$	-6.0V	6.0V		±0.2	±2.0	±2.0	μΑ
			$V_{INH} = V_{IH}$							
			$V_{OS} = V_{CC}$ or $V_{EE}$	GND	6.0V		±0.1	±1.0	±1.0	μΑ
		HC4053	$V_{IS} = V_{EE}$ or $V_{CC}$	-6.0V	6.0V		±0.1	±1.0	±1.0	μΑ
			$V_{INH} = V_{IH}$							

Note 4: For a power supply of 5V  $\pm$ 10% the worst case on resistances (R<sub>ON</sub>) occurs for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current occur for CMOS at the higher voltage and so the 5.5V values should be used.

Note 5: At supply voltages  $(V_{CC}-V_{EE})$  approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.

## **AC Electrical Characteristics**

 $V_{CC} = 2.0V - 6.0V$ ,  $V_{EE} = 0V - 6V$ ,  $C_L = 50~pF$  (unless otherwise specified)

Symbol	Parameter	Conditions		V <sub>EE</sub>	V <sub>CC</sub>	$T_A = 25^{\circ}C$		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$		Units
_	raiailletei	Conc	illions	FE	•66	Тур		Guaranteed I	Onits	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation			GND	2.0V	25	60	75	90	ns
	Delay Switch In to Out			GND	4.5V	5	12	15	18	ns
				-4.5V	4.5V	4	8	12	14	ns
				-6.0V	6.0V	3	7	11	13	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Switch Turn	$R_L = 1 k\Omega$		GND	2.0V	92	355	435	515	ns
	"ON" Delay			GND	4.5V		69	87	103	ns
				-4.5V	4.5V	16	46	58	69	ns
				-6.0V	6.0V	15	41	51	62	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Switch Turn			GND	2.0V	65	290	365	435	ns
	"OFF" Delay			GND	4.5V	28	58	73	87	ns
				-4.5V	4.5V	18	37	46	56	ns
				-6.0V	6.0V	16	32	41	48	ns
f <sub>MAX</sub>	Minimum Switch			GND	4.5V	30				MHz
	Frequency Response			-4.5V	4.5V	35				MHz
	$20 \log (V_1/V_0) = 3 dB$									
	Control to Switch	$R_L = 600\Omega$ ,	$V_{IS} = 4 V_{PP}$	0V	4.5V	1080				mV
	Feedthrough Noise	f = 1 MHz,	$V_{IS} = 8 V_{PP}$	-4.5V	4.5V	250				mV
		$C_{L} = 50 \text{ pF}$								
	Crosstalk between	$R_L = 600\Omega$ ,	$V_{IS} = 4 V_{PP}$	0V	4.5	-52				dB
	any Two Switches		$V_{IS} = 8 V_{PP}$	-4.5V	4.5V	-50				dB
	Switch OFF Signal	$R_L = 600\Omega$ ,	$V_{IS} = 4 V_{PP}$	0V	4.5V	-42				dB
	Feedthrough		$V_{IS} = 8 V_{PP}$	-4.5V	4.5V	-44				dB
	Isolation	$V_{CTL} = V_{IL}$								
THD	Sinewave Harmonic	$R_L = 10 \text{ k}\Omega$	$V_{IS} = 4 V_{PP}$	0V	4.5V	0.013				%
	Distortion		$V_{IS} = 8 V_{PP}$		4.5V	0.008				%
		f = 1 kHz								
C <sub>IN</sub>	Maximum Control					5	10	10	10	pF
	Input Capacitance									
C <sub>IN</sub>	Maximum Switch	Input				15				pF
	Input Capacitance	4051 Commo	on			90				
		4052 Commo	on			45				
		4053 Commo	on			30				
C <sub>IN</sub>	Maximum Feedthrough Capacitance					5				pF

# MM74HC4051 • MM74HC4052 • MM74HC4053 **AC Test Circuits and Switching Time Waveforms** VCC TEST 0/1 CONTROL VEE FIGURE 1. "ON" Resistance FIGURE 2. "OFF" Channel Leakage Current OFF Switch $v_{IS} = v_{CC} \, \text{TO} \, v_{EE}$ ON Switch FIGURE 3. "ON" Channel Leakage Current CONTROL VCC 1 OF 4 O/ SWITCHES VEE FIGURE 4. $t_{\text{PHL}}$ , $t_{\text{PLH}}$ Propagation Delay Time Signal Input to Signal Output tpzL tplz tplz tpzL CONTROL V<sub>CC</sub> 1/0 1 OF 4 O/ SWITCHES V<sub>EE</sub> tezu tplz FIGURE 5. $t_{\text{PZL}}$ , $t_{\text{PLZ}}$ Propagation Delay Time Control to Signal Output tpzh CONTROL V<sub>CC</sub> TEST Y SWITCH VEE FIGURE 6. $t_{\mbox{\scriptsize PZH}_1}$ $t_{\mbox{\scriptsize PHZ}}$ Propagation Delay Time Control to Signal Output

# AC Test Circuits and Switching Time Waveforms (Continued)




FIGURE 7. Crosstalk: Control Input to Signal Output





FIGURE 8. Crosstalk Between Any Two Switches

# **Typical Performance Characteristics**







 $\mathbf{V_{CC}} {=} {-} \mathbf{V_{EE}}$ 


## **Special Considerations**


In certain applications the external load-resistor current may include both  $V_{\rm CC}$  and signal line components. To

avoid drawing  $V_{\rm CC}$  current when switch current flows into the analog switch pins, the voltage drop across the switch must not exceed 1.2V (calculated from the ON resistance).









16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com