查<mark>询"EDP12N60NZ"</mark>供应商 **FAIRCHILD** 

SEMICONDUCTOR®

# **FDP12N60NZ / FDPF12N60NZ N-Channel MOSFET** 600V, 12A, 0.65Ω

# Features

- $R_{DS(on)} = 0.53\Omega$  (Typ.) @  $V_{GS} = 10V$ ,  $I_D = 6A$
- Low gate charge (Typ. 26nC)
- Low C<sub>rss</sub> ( Typ. 12pF)
- · Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- ESD Improved capability
- RoHS compliant

# Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DOMS technology.

September 2010

**UniFET-II**<sup>™</sup>

This advance technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutationmode. These devices are well suited for high efficient switched mode power supplies and active power factor correction.



## MOSFET Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted\*


Symbol	Parameter			FDP12N60NZ	FDPF12N60NZ	Units	
V <sub>DSS</sub>	Drain to Source Voltage			600		V	
V <sub>GSS</sub>	Gate to Source Voltage		±30		V		
I <sub>D</sub>	Drain Current	-Continuous ( $T_C = 25^{\circ}C$ )		12	12*	•	
		-Continuous (T <sub>C</sub> = 100 <sup>o</sup> C)		7.2	7.2*	A	
I <sub>DM</sub>	Drain Current	- Pulsed	(Note 1)	48	48*	А	
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2)		565		mJ		
I <sub>AR</sub>	Avalanche Current		(Note 1)	12		А	
E <sub>AR</sub>	Repetitive Avalanche Energy		(Note 1)	24		mJ	
dv/dt	Peak Diode Recovery dv/dt		(Note 3)	10		V/ns	
P <sub>D</sub>	Power Dissipation	$(T_{C} = 25^{\circ}C)$		240	39	W	
		- Derate above 25°C		2.0	0.3	W/ºC	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150		°C		
Τ <sub>L</sub>	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds			300		°C	


## Thermal Characteristics

Symbol	Parameter	FDP12N60NZ	FDPF12N60NZ	Units
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	0.52	3.2	
$R_{\theta CS}$	Thermal Resistance, Case to Sink Typ.	0.5	-	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	62.5	62.5	


Device Marking		Device	Package	e Reel Size	Тар	e Width		Quantit	у
FDP12N60NZ FDPF12N60NZ		FDP12N60NZ	TO-220	-		-		50	-
		FDPF12N60NZ	TO-220	TO-220F -		-		50	
Electrica	l Char	acteristics		<u> </u>			<b>I</b>		
Symbol Parameter		Test Conditio	ons	Min.	Тур.	Max.	Units		
Off Charac	teristic	S							
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage		$I_D = 250 \mu A, V_{GS} = 0V, T_J = 25^{\circ}C$		600	-	-	V	
$\frac{\Delta BV_{DSS}}{\Delta T_{1}}$	Breakdown Voltage Temperature Coefficient			$I_D = 250 \mu A$ , Referenced to $25^{\circ}C$		-	0.6	-	V/ºC
I <sub>DSS</sub> Zero Gate Voltage Drain Current				V <sub>DS</sub> = 600V, V <sub>GS</sub> = 0V		-	-	1	
		ent	$V_{DS} = 480V, T_{C} = 125^{\circ}C$	2	-	-	10	μA	
I <sub>GSS</sub>	Gate to Body Leakage Current			$V_{GS} = \pm 30V, V_{DS} = 0V$		-	-	±10	μA
On Charac	teristic	S							
V <sub>GS(th)</sub>	Gate Th	nreshold Voltage		$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		3	-	5	V
R <sub>DS(on)</sub>	Static D	Static Drain to Source On Resistance		$V_{GS} = 10V, I_D = 6A$		-	0.53	0.65	Ω
9FS	Forward	vard Transconductance		$V_{\text{DS}} = 20\text{V}, I_{\text{D}} = 6\text{A}$ (Note 4)		-	13.5	-	S
•	-1					_	1260	1676	pF
C <sub>iss</sub>	Input Ca	apacitance		V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V	-	-	1260	1676	pF
C <sub>iss</sub> C <sub>oss</sub>	Input Ca Output (	apacitance Capacitance		V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V f = 1MHz	-	-	1260 150 12	200	pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Ca Output 0 Reverse	apacitance Capacitance e Transfer Capacitance	•		-	-	150		
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Q <sub>g(tot)</sub>	Input Ca Output 0 Reverse Total Ga	apacitance Capacitance e Transfer Capacitance ate Charge at 10V	9		-	-	150 12	200 18	pF pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Ca Output 0 Reverse Total Ga Gate to	apacitance Capacitance e Transfer Capacitance	3	f = 1MHz	(Note 4, 5)	-	150 12 26	200 18 34	pF pF nC
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Q <sub>g(tot)</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Input Ca Output ( Reverse Total Ga Gate to Gate to	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge	•	f = 1MHz V <sub>DS</sub> = 480V, I <sub>D</sub> = 12A	(Note 4, 5)	-	150 12 26 6	200 18 34	pF pF nC nC
$C_{iss}$ $C_{oss}$ $C_{rss}$ $Q_{g(tot)}$ $Q_{gs}$ $Q_{gd}$ Switching	Input Ca Output ( Reverse Total Ga Gate to Gate to Charac	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics	3	f = 1MHz V <sub>DS</sub> = 480V, I <sub>D</sub> = 12A	(Note 4, 5)	-	150 12 26 6 10	200 18 34 - -	pF pF nC nC
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Q <sub>g(tot)</sub> Q <sub>gs</sub> Q <sub>gd</sub> Switching	Input Ca Output 0 Reverse Total Ga Gate to Gate to Charac Turn-Or	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics n Delay Time	3	f = 1MHz V <sub>DS</sub> = 480V, I <sub>D</sub> = 12A V <sub>GS</sub> = 10V	(Note 4, 5)	-	150 12 26 6 10 25	200 18 34 - -	pF pF nC nC nC
$\begin{array}{c} C_{iss} \\ C_{oss} \\ C_{rss} \\ Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	Input Ca Output of Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Or	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics n Delay Time n Rise Time	•	f = 1MHz V <sub>DS</sub> = 480V, I <sub>D</sub> = 12A	(Note 4, 5)		150 12 26 6 10	200 18 34 - -	pF pF nC nC
$\begin{array}{c} C_{rss} \\ Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \\ \\ \textbf{Switching} \\ t_{d(on)} \end{array}$	Input Ca Output 0 Reverse Total Ga Gate to Gate to <b>Charac</b> Turn-Or Turn-Or	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics n Delay Time	)	f = 1MHz $V_{DS} = 480V, I_D = 12A$ $V_{GS} = 10V$ $V_{DD} = 300V, I_D = 12A$	(Note 4, 5)		150 12 26 6 10 25 50	200 18 34 - - 60 110	pF pF nC nC nC nC
$\begin{array}{c} C_{iss} \\ C_{oss} \\ C_{rss} \\ Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \\ \hline \\ Switching \\ t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ \hline \\ t_f \\ \end{array}$	Input Ca Output 0 Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Of Turn-Off	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics n Delay Time n Rise Time f Delay Time f Fall Time		f = 1MHz $V_{DS} = 480V, I_D = 12A$ $V_{GS} = 10V$ $V_{DD} = 300V, I_D = 12A$		- - - - - - - - -	150 12 26 6 10 25 50 80	200 18 34 - - 60 110 170	pF pF nC nC nC nC nS ns
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Q <sub>g(tot)</sub> Q <sub>gs</sub> Q <sub>gd</sub> Switching t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Drain-Soul	Input Ca Output 0 Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Off Turn-Off	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics n Delay Time n Rise Time f Delay Time	S	f = 1MHz $V_{DS} = 480V, I_D = 12A$ $V_{GS} = 10V$ $V_{DD} = 300V, I_D = 12A$ $R_G = 25\Omega$		- - - - - - - - -	150 12 26 6 10 25 50 80	200 18 34 - - 60 110 170	pF pF nC nC nC nC nS ns
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Q <sub>g(tot)</sub> Q <sub>gs</sub> Q <sub>gd</sub> Switching t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Drain-Soul	Input Ca Output 0 Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Off Turn-Off Turn-Off Turn-Off	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics n Delay Time n Rise Time f Delay Time f Fall Time de Characteristic	Source Diode	f = 1MHz $V_{DS} = 480V, I_D = 12A$ $V_{GS} = 10V$ $V_{DD} = 300V, I_D = 12A$ $R_G = 25\Omega$ Forward Current		- - - - - - - - -	150 12 26 6 10 25 50 80 60	200 18 34 - - 60 110 170 130	pF pF nC nC nC nC
$\begin{array}{c} C_{iss} \\ C_{oss} \\ C_{rss} \\ Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	Input Ca Output 0 Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Off Turn-Off Turn-Off Turn-Off Turn-Off Maximu	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics n Delay Time n Rise Time f Delay Time f Delay Time f Delay Time de Characteristic m Continuous Drain to	Source Diode	f = 1MHz $V_{DS} = 480V, I_D = 12A$ $V_{GS} = 10V$ $V_{DD} = 300V, I_D = 12A$ $R_G = 25\Omega$ Forward Current		- - - - - - - - -	150 12 26 6 10 25 50 80 60 -	200 18 34 - - 60 110 170 130	pF pF nC nC nC nC nS ns
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Q <sub>g(tot)</sub> Q <sub>gs</sub> Q <sub>gd</sub> Switching t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Drain-Soul I <sub>S</sub>	Input Ca Output 0 Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Off Turn-Off Turn-Off Turn-Off Turn-Off Charac	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics n Delay Time f Delay Time f Delay Time f Fall Time de Characteristic m Continuous Drain to m Pulsed Drain to Sou	Source Diode	f = 1MHz $V_{DS} = 480V, I_D = 12A$ $V_{GS} = 10V$ $V_{DD} = 300V, I_D = 12A$ $R_G = 25\Omega$ Forward Current ward Current		- - - - - - - - -	150 12 26 6 10 25 50 80 60 - -	200 18 34 - - 60 110 170 130 12 48	PF pF nC nC nC nC nS ns ns A A


### 查询"FDP12N60NZ"供应商 **Typical Performance Characteristics Figure 1. On-Region Characteristics** 30 V<sub>GS</sub> = 15.0 V 10.0 V 8.0 V 10 7.0 V 6.0 V l<sub>b</sub>, Drain Current[A] 5.5 V 5.0 V Notes 1. 250µs Pulse Test 2. T<sub>C</sub> = 25°C 0.1 . 0.1 1 V<sub>DS</sub>, Drain-Source Voltage[V] 20 10 Figure 3. On-Resistance Variation vs. **Drain Current and Gate Voltage** 1.0 Drain-Source On-Resistance 90 2.0 80 60 $R_{DS(on)}$ [ $\Omega$ ], $V_{GS} = 10V$ $V_{GS} = 20V$ Note : $T_J = 25^{\circ}C$ 0.5 0 5 10 15 20 25 30 I<sub>D</sub>, Drain Current [A] **Figure 5. Capacitance Characteristics** 5000 Ciss 1000 Capacitances [pF] Coss $C_{iss} = C_{gs} + C_{gd}$ ( $C_{ds}$ = shorted) 100 $C_{OSS} = C_{dS} + C_{gd}$ Crss = Cgd Crss Note: 1. $V_{GS} = 0V$ 2. f = 1MHz 10 0.1 1 10 30 V<sub>DS</sub>, Drain-Source Voltage [V]

























# Figure 12. Transient Thermal Response Curve -FDPF12N60NZ








-FDP12N60NZ











# <u>询"FDP12N60NZ"</u>供应商

## FAIRCHILD

SEMICONDUCTOR

#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™	F-PFS™	Power-SPM <sup>™</sup>	- сустем <sup>3*</sup>
Auto-SPM™	FRFET®	PowerTrench <sup>®</sup>	
Build it Now™	Global Power Resource <sup>SM</sup>	PowerXS™	The Power Franchise <sup>®</sup>
CorePLUS™	Green FPS™	Programmable Active Droop™	the ®
CorePOWER™	Green FPS™ e-Series™	QFĔT®	puwer
CROSSVOLT™	G <i>max</i> ™	QS™	' franchise
CTL™	GTO™	Quiet Series™	TinyBoost™ TinyBuok™
Current Transfer Logic™	IntelliMAX™	RapidConfigure™	TinyBuck™
DEUXPEED®	ISOPLANAR™		TinyCalc™ TinyLogic <sup>®</sup>
Dual Cool™	MegaBuck™		TINYOPTO™
EcoSPARK <sup>®</sup>	MICROCOUPLER™	Saving our world, 1mW/W/kW at a time™	TinyPower™
EfficentMax <sup>™</sup>	MicroFET™	SignalWise™	TinyPWM™
ESBC™	MicroPak™	SmartMax™	TinyWire™
R	MicroPak2™	SMART START™	TriFault Detect™
+	MillerDrive™	SPM®	TRUECURRENT <sup>™*</sup>
Fairchild®	MotionMax™	STEALTH™	μSerDes™
Fairchild Semiconductor®	Motion-SPM <sup>™</sup>	SuperFET™	µ001D03
FACT Quiet Series™	OptiHiT™	SuperSOT™-3	$\mu$
FACT®	OPTOLOGIC®	SuperSOT™-6	✓ SerDes™ UHC <sup>®</sup>
FAST®	OPTOPLANAR®	SuperSOT™-8	
FastvCore™	®	SupreMOS™	Ultra FRFET™
FETBench™		SyncFET™	UniFET™
FlashWriter <sup>®</sup> *	PDP SPM™	Sync-Lock™	VCX <sup>TM</sup>
FPS™			VisualMax™ XS™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used here in:

- 1 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or for Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

FDP12N60NZ / FDPF12N60NZ N-Channel MOSFET