

4-Mbit (256K x 16) Static RAM

Features

- Very high speed: 45 ns
- Wide voltage range: 4.5V–5.5V
- Ultra low standby power
 - Typical standby current: 1 μ A
 - Maximum standby current: 7 μ A
- Ultra low active power
 - Typical active current: 2 mA @ f = 1 MHz
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Automatic power down when deselected
- CMOS for optimum speed and power
- Offered in Pb-free 44-pin TSOP II package

Functional Description^[1]

The CY62146E is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption when addresses are not toggling. Placing the


device into standby mode reduces power consumption by more than 99% when deselected (\overline{CE} HIGH). The input and output pins (IO₀ through IO₁₅) are placed in a high impedance state when:

- Deselected (\overline{CE} HIGH)
- Outputs are disabled (\overline{OE} HIGH)
- Both byte high enable and byte low enable are disabled (BHE, BLE HIGH)
- When the write operation is active (\overline{CE} LOW and \overline{WE} LOW)

To write to the device, take Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from IO pins (IO₀ through IO₇) is written into the location specified on the address pins (A₀ through A₁₇). If Byte High Enable (BHE) is LOW, then data from IO pins (IO₈ through IO₁₅) is written into the location specified on the address pins (A₀ through A₁₇).

To read from the device, take Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on IO₀ to IO₇. If Byte High Enable (BHE) is LOW, then data from memory appears on IO₈ to IO₁₅. See the “Truth Table” on page 9 for a complete description of read and write modes.

Logic Block Diagram




Note

1. For best practice recommendations, refer to the Cypress application note [AN1064, SRAM System Guidelines](#).

Pin Configurations

The figure that follows shows the 44-Pin TSOP II pinout.^[2]



Product Portfolio

Product	Range	V _{CC} Range (V)			Speed (ns)	Power Dissipation					
						Operating I _{CC} (mA)				Standby I _{SB2} (μA)	
						f = 1 MHz		f = f _{max}			
Min	Typ ^[3]	Max	Typ ^[3]	Max	Typ ^[3]	Max	Typ ^[3]	Max			
CY62146ELL	Ind'l/Auto-A	4.5	5.0	5.5	45 ns	2	2.5	15	20	1	7

Notes

2. NC pins are not connected on the die.
3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25°.

Maximum Ratings

Exceeding maximum ratings may shorten the battery life of the device. User guidelines are not tested.

Storage Temperature	-65°C to + 150°C
Ambient Temperature with Power Applied	-55°C to + 125°C
Supply Voltage to Ground Potential	-0.5V to + 6V ($V_{CCmax} + 0.5V$)
DC Voltage Applied to Outputs in High-Z State ^[4, 5]	-0.5V to 6V ($V_{CCmax} + 0.5V$)

DC Input Voltage ^[4, 5]	-0.5V to 6V ($V_{CCmax} + 0.5V$)
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	>2001V
Latch up Current	>200 mA

Operating Range

Device	Range	Ambient Temperature	V_{CC} ^[6]
CY62146ELL	Ind'I/Auto-A	-40°C to +85°C	4.5V to 5.5V

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	45 ns (Ind'I/Auto-A)			Unit
			Min	Typ ^[3]	Max	
V_{OH}	Output HIGH Voltage	$I_{OH} = -1.0$ mA	2.4			V
V_{OL}	Output LOW Voltage	$I_{OL} = 2.1$ mA			0.4	V
V_{IH}	Input HIGH Voltage	$V_{CC} = 4.5V$ to 5.5V	2.2		$V_{CC} + 0.3$	V
V_{IL}	Input LOW Voltage	$V_{CC} = 4.5V$ to 5.5V	-0.5		0.8	V
I_{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	-1		+1	μ A
I_{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC}$, Output Disabled	-1		+1	μ A
I_{CC}	V_{CC} Operating Supply Current	$f = f_{max} = 1/t_{RC}$		15	20	mA
		$f = 1$ MHz		2	2.5	
I_{SB2} ^[7]	Automatic CE Power Down Current – CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0$, $V_{CC} = V_{CC(max)}$		1	7	μ A

Capacitance

For all packages. Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ C$, $f = 1$ MHz,	10	pF
C_{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Test Conditions	TSOP II Package	Unit
Θ_{JA}	Thermal Resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	77	$^\circ C/W$
Θ_{JC}	Thermal Resistance (junction to case)		13	$^\circ C/W$

Notes

- $V_{IL(min)}$ = -2.0V for pulse durations less than 20 ns for $I < 30$ mA.
- $V_{IH(max)}$ = $V_{CC} + 0.75V$ for pulse durations less than 20 ns.
- Full device AC operations are based on a minimum of 100 μ s ramp time from 0 to $V_{CC(min)}$ and 200 μ s wait time after V_{CC} stabilization.
- Only chip enable (\overline{CE}) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

AC Test Loads and Waveforms

Figure 1. AC Test Load and Waveforms



Parameters	5.0V	Unit
R1	1800	Ω
R2	990	Ω
R_{TH}	639	Ω
V_{TH}	1.77	V


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[3]	Max	Unit
V_{DR}	V_{CC} for Data Retention		2			V
I_{CCDR} ^[7]	Data Retention Current	$V_{CC} = 2V, \overline{CE} \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$		1	7	μA
t_{CDR} ^[8]	Chip Deselect to Data Retention Time		0			ns
t_R ^[9]	Operation Recovery Time		t_{RC}			ns

Data Retention Waveform^[10]

Figure 2. Data Retention Waveform



Notes

8. Tested initially and after any design or process changes that may affect these parameters.
9. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 100 \mu s$ or stable at $V_{CC(min)} \geq 100 \mu s$.
10. BHE. BLE is the AND of BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling \overline{BHE} and \overline{BLE} .

Switching Characteristics

Over the Operating Range [11, 12]

Parameter	Description	45 ns (Ind'l/Auto-A)		Unit
		Min	Max	
Read Cycle				
t_{RC}	Read Cycle Time	45		ns
t_{AA}	Address to Data Valid		45	ns
t_{OHA}	Data Hold from Address Change	10		ns
t_{ACE}	\overline{CE} LOW to Data Valid		45	ns
t_{DOE}	\overline{OE} LOW to Data Valid		22	ns
t_{LZOE}	\overline{OE} LOW to Low-Z ^[13]	5		ns
t_{HZOE}	\overline{OE} HIGH to High-Z ^[13, 14]		18	ns
t_{LZCE}	\overline{CE} LOW to Low-Z ^[13]	10		ns
t_{HZCE}	\overline{CE} HIGH to High-Z ^[13, 14]		18	ns
t_{PU}	\overline{CE} LOW to Power Up	0		ns
t_{PD}	\overline{CE} HIGH to Power Down		45	ns
t_{DBE}	$\overline{BLE/BHE}$ LOW to Data Valid		22	ns
t_{LZBE}	$\overline{BLE/BHE}$ LOW to Low ^[13]	5		ns
t_{HZBE}	$\overline{BLE/BHE}$ HIGH to High-Z ^[13, 14]		18	ns
Write Cycle^[15]				
t_{WC}	Write Cycle Time	45		ns
t_{SCE}	\overline{CE} LOW to Write End	35		ns
t_{AW}	Address Setup to Write End	35		ns
t_{HA}	Address Hold from Write End	0		ns
t_{SA}	Address Setup to Write Start	0		ns
t_{PWE}	\overline{WE} Pulse Width	35		ns
t_{BW}	$\overline{BLE/BHE}$ LOW to Write End	35		ns
t_{SD}	Data Setup to Write End	25		ns
t_{HD}	Data Hold from Write End	0		ns
t_{HZWE}	\overline{WE} LOW to High-Z ^[13, 14]		18	ns
t_{LZWE}	\overline{WE} HIGH to Low-Z ^[13]	10		ns


Notes

- Test conditions for all parameters other than tri-state parameters are based on signal transition time of 3 ns (1V/ns) or less, timing reference levels of 1.5V, input pulse levels of 0 to 3V, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" on page 4.
- AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.
- At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device.
- t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the output enters a high impedance state.
- The internal memory write time is defined by the overlap of \overline{WE} , $CE = V_{IL}$, BHE, BLE or both = V_{IL} . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

Switching Waveforms


Read Cycle No. 1 (Address Transition Controlled)^[16, 17]

Figure 3. Read Cycle No. 1



Read Cycle No. 2 (\overline{OE} Controlled)^[17, 18]

Figure 4. Read Cycle No. 2




Notes

16. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} , or both = V_{IL} .
17. \overline{WE} is HIGH for read cycle.
18. Address valid before or similar to \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.

Switching Waveforms (continued)


Write Cycle No. 1 (\overline{WE} Controlled)^[15, 19, 20]

Figure 5. Write Cycle No. 1



Write Cycle No. 2 (\overline{CE} Controlled)^[15, 19, 20]

Figure 6. Write Cycle No. 2




Notes

19. Data IO is high impedance if $\overline{OE} = V_{IH}$.
20. If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
21. During this period, the IOs are in output state. Do not apply input signals.

Switching Waveforms (continued)


Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW)^[20]

Figure 7. Write Cycle No. 3



Write Cycle No. 4 ($\overline{BHE/BLE}$ Controlled, \overline{OE} LOW)^[20]

Figure 8. Write Cycle No. 4



Truth Table

\overline{CE}	\overline{WE}	\overline{OE}	\overline{BHE}	\overline{BLE}	Inputs Outputs	Mode	Power
H	X	X	X	X	High-Z	Deselect/Power Down	Standby (I_{SB})
L	X	X	H	H	High-Z	Output Disabled	Active (I_{CC})
L	H	L	L	L	Data Out (IO_0 - IO_{15})	Read	Active (I_{CC})
L	H	L	H	L	Data Out (IO_0 - IO_7); IO_8 - IO_{15} in High-Z	Read	Active (I_{CC})
L	H	L	L	H	Data Out (IO_8 - IO_{15}); IO_0 - IO_7 in High-Z	Read	Active (I_{CC})
L	H	H	L	L	High-Z	Output Disabled	Active (I_{CC})
L	H	H	H	L	High-Z	Output Disabled	Active (I_{CC})
L	H	H	L	H	High-Z	Output Disabled	Active (I_{CC})
L	L	X	L	L	Data In (IO_0 - IO_{15})	Write	Active (I_{CC})
L	L	X	H	L	Data In (IO_0 - IO_7); IO_8 - IO_{15} in High-Z	Write	Active (I_{CC})
L	L	X	L	H	Data In (IO_8 - IO_{15}); IO_0 - IO_7 in High-Z	Write	Active (I_{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62146ELL-45ZSXI	51-85087	44-pin Thin Small Outline Package II (Pb-free)	Industrial
45	CY62146ELL-45ZSXA	51-85087	44-pin Thin Small Outline Package II (Pb-free)	Automotive-A

Contact your local Cypress sales representative for availability of these parts.

Package Diagram

Figure 9. 44-Pin TSOP II, 51-85087



51-85087-*A

MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

Document History Page

Document Title: CY62146E MoBL [®] , 4-Mbit (256K x 16) Static RAM Document Number: 001-07970				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	463213	See ECN	NXR	New Data Sheet
*A	684343	See ECN	VKN	Added Preliminary Automotive-A Information Updated Ordering Information Table
*B	925501	See ECN	VKN	Added footnote #8 related to I _{SB2} and I _{CCDR} Added footnote #13 related AC timing parameters
*C	1045260	See ECN	VKN	Converted Automotive-A specs from preliminary to final