

Triple 750 MHz Voltage Feedback Op Amp with Enable Feature

NCS2540 is a triple 750 MHz voltage feedback monolithic operational amplifier featuring high slew rate and low differential gain and phase error. The voltage feedback architecture allows for a superior bandwidth and low power consumption. This device features an enable pin.

Features

- $-3.0 \text{ dB Small Signal BW} (A_V = +2.0, V_O = 0.5 V_{p-p}) 750 \text{ MHz Typ}$
- Slew Rate 1700 V/µs
- Supply Current 13 mA/amp
- Input Referred Voltage Noise 5.0 nV/\sqrt{Hz}
- THD -64 dBc (f = 5.0 MHz, $V_0 = 2.0 V_{p-p}$)
- Output Current 100 mA
- Enable Pin Available
- These are Pb-Free Devices

Applications

- Line Drivers
- Radar/Communication Receivers





Figure 1. Frequency Response: Gain (dB) vs. Frequency Av = +2.0





ON Semiconductor®

http://onsemi.com

MARKING







ORDERING INFORMATION

Device	Package	Shipping [†]
NCS2540DTBG	TSSOP-16 (Pb-Free)	96 Units / Rail
NCS2540DTBR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

查帕FWICTIONDES供应面的 Pin Symbol Function **Equivalent Circuit** 10, 12, 15 OUTx Output Vcc ESD OUT VEE 3, 6, 9 V_{EE} Negative Power Supply 2, 5, 8 +INx Non-inverted Input V_{CC} i ESD ESD . -IN I +IN V_{EE} -INx 1, 4, 7 Inverted Input See Above 11, 13, 16 V_{CC} Positive Power Supply ΕN 14 Enable Vcc FSD FN V_{EE}

ENABLE PIN TRUTH TABLE




Figure 2. Simplified Device Schematic

查询"NCS2540_0"供**应商BUTES**

Characteristics	Value		
ESD Human Body Model Machine Model Charged Device Model	2.0 kV 200 V 1.0 kV		
Moisture Sensitivity (Note 1)	Level 1		
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in		

1. For additional information, see Application Note AND8003/D.

MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V _S	11	Vdc
Input Voltage Range	VI	≤VS	Vdc
Input Differential Voltage Range	V _{ID}	≤VS	Vdc
Output Current	Ι _Ο	100	mA
Maximum Junction Temperature (Note 2)	TJ	150	°C
Operating Ambient Temperature	T _A	-40 to +85	°C
Storage Temperature Range	T _{stg}	-60 to +150	°C
Power Dissipation	PD	(See Graph)	mW
Thermal Resistance, Junction-to-Air	$R_{ hetaJA}$	179	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

2. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded.

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated is limited by the associated rise in junction temperature. For the plastic packages, the maximum safe junction temperature is 150°C. If the maximum is exceeded momentarily, proper circuit operation will be restored as soon as the die temperature is reduced. Leaving the device in the "overheated" condition for an extended period can result in device damage.




Figure 3. Power Dissipation vs. Temperature

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
FREQUENC	Y DOMAIN PERFORMANCE					
BW	Bandwidth 3.0 dB Small Signal 3.0 dB Large Signal	A_V = +2.0, V_O = 0.5 V_{p-p} A_V = +2.0, V_O = 2.0 V_{p-p}		750 350		MHz
GF _{0.1dB}	0.1 dB Gain Flatness Bandwidth	A _V = +2.0		40		MHz
dG	Differential Gain	A_V = +2.0, R_L = 150 Ω , f = 3.58 MHz		0.07		%
dP	Differential Phase	A_V = +2.0, R_L = 150 Ω , f = 3.58 MHz		0.01		0
TIME DOMA	AIN RESPONSE					
SR	Slew Rate	A _V = +2.0, V _{step} = 2.0 V		1700		V/µs
t _s	Settling Time 0.1%	A _V = +2.0, V _{step} = 2.0 V		10		ns
t _r t _f	Rise and Fall Time	(10%–90%) A_V = +2.0, V_{step} = 2.0 V	1	2.0		ns
t _{ON}	Turn–on Time			20		ns
t _{OFF}	Turn-off Time			40		ns
HARMONIC	NOISE PERFORMANCE					
THD	Total Harmonic Distortion	f = 5.0 MHz, V_O = 2.0 V_{p-p}		-64		dB
HD2	2nd Harmonic Distortion	f = 5.0 MHz, V_O = 2.0 V_{p-p}		-65		dBc
HD3	3rd Harmonic Distortion	f = 5.0 MHz, V_O = 2.0 V_{p-p}		-75		dBc
IP3	Third–Order Intercept	$f = 10 \text{ MHz}, V_O = 1.0 V_{p-p}$		40		dBm
SFDR	Spurious-Free Dynamic Range	f = 5.0 MHz, V_{O} = 2.0 V_{p-p}		65		dBc
e _N	Input Referred Voltage Noise	f = 1.0 MHz		5.0		nV/√Hz
i _N	Input Referred Current Noise	f = 1.0 MHz		4.0		pA/√Hz

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
DC PERFO	RMANCE		-			
V _{IO}	Input Offset Voltage (Note 3)		-10	0	+10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Coefficient			6.0		μV/°C
I _{IB}	Input Bias Current	V _O = 0 V		± 3.2	±20	μΑ
$\Delta I_{IB} / \Delta T$	Input Bias Current Temperature Coefficient	V _O = 0 V		±40		nA/°C
V _{IH}	Input High Voltage (Enable) (Note 3)		3.0			V
V _{IL}	Input Low Voltage (Enable) (Note 3)				1.0	V
	ARACTERISTICS					
V _{CM}	Input Common Mode Voltage Range (Note 3)		±3.0	±3.2		V
CMRR	Common Mode Rejection Ratio (Note 3)	(See Graph)	40	50		dB
R _{IN}	Input Resistance			4.5		MΩ
C _{IN}	Differential Input Capacitance			1.0		pF
OUTPUT C	HARACTERISTICS		•			
R _{OUT}	Output Resistance			0.1		Ω
Vo	Output Voltage Range		±3.0	±4.0		V
Ι _Ο	Output Current		±50	±100		mA
POWER SL	JPPLY		-			
VS	Operating Voltage Supply			10		V
I _{S,ON}	Power Supply Current – Enabled per amplifier (Note 3)		5.0	13	17	mA
I _{S,OFF}	Power Supply Current – Disabled per amplifier			0.1	0.3	mA
PSRR	Power Supply Rejection Ratio (Note 3)	(See Graph)	40	56		dB
				+		+

3. Guaranteed by design and/or characterization.

Crosstalk

Channel to Channel, f = 5 MHz

85


dB

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
FREQUENC	CY DOMAIN PERFORMANCE					
BW	Bandwidth 3.0 dB Small Signal 3.0 dB Large Signal	$\begin{array}{l} A_V = +2.0, V_O = 0.5 \; V_{p-p} \\ A_V = +2.0, V_O = 1.0 \; V_{p-p} \end{array}$		550 200		MHz
GF _{0.1dB}	0.1 dB Gain Flatness Bandwidth	A _V = +2.0		35		MHz
dG	Differential Gain	A_V = +2.0, R_L = 150 Ω , f = 3.58 MHz		0.07		%
dP	Differential Phase	A_V = +2.0, R_L = 150 Ω , f = 3.58 MHz		0.02		0
TIME DOM	AIN RESPONSE					
SR	Slew Rate	A _V = +2.0, V _{step} = 1.0 V		900		V/µs
t _s	Settling Time 0.1%	A _V = +2.0, V _{step} = 1.0 V		10		ns
t _r t _f	Rise and Fall Time	(10%–90%) A_V = +2.0, V_{step} = 1.0 V		1.7		ns
t _{ON}	Turn-on Time			20		ns
t _{OFF}	Turn-off Time			40		ns
HARMONIC	/NOISE PERFORMANCE					
THD	Total Harmonic Distortion	f = 5.0 MHz, V _O = 1.0 V _{p-p}		-60		dB
HD2	2nd Harmonic Distortion	f = 5.0 MHz, V_O = 1.0 V_{p-p}		-65		dBc
HD3	3rd Harmonic Distortion	f = 5.0 MHz, V_O = 1.0 V_{p-p}		-63		dBc
IP3	Third-Order Intercept	$f = 10 \text{ MHz}, V_O = 0.5 V_{p-p}$		35		dBm
SFDR	Spurious-Free Dynamic Range	f = 5.0 MHz, V_0 = 1.0 V_{p-p}		63		dBc
e _N	Input Referred Voltage Noise	f = 1.0 MHz		5.0		nV/\sqrt{Hz}
i _N	Input Referred Current Noise	f = 1.0 MHz		4.0		pA/√Hz

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
DC PERFO	RMANCE					
V _{IO}	Input Offset Voltage (Note 4)		-10	0	+10	mV
$\Delta V_{IO} / \Delta T$	Input Offset Voltage Temperature Coefficient			6.0		μV/°C
I _{IB}	Input Bias Current	V _O = 0 V		±3.2	±20	μA
$\Delta I_{IB} / \Delta T$	Input Bias Current Temperature Coefficient	V _O = 0 V		±40		nA/°C
V _{IH}	Input High Voltage (Enable) (Note 4)		1.5			V
V _{IL}	Input Low Voltage (Enable) (Note 4)				0.5	V
NPUT CHA	RACTERISTICS					
V _{CM}	Input Common Mode Voltage Range (Note 4)		±1.1	±1.5		V
CMRR	Common Mode Rejection Ratio (Note 4)	(See Graph)	40	50		dB
R _{IN}	Input Resistance			4.5		MΩ
C _{IN}	Differential Input Capacitance			1.0		pF
OUTPUT C	HARACTERISTICS		-			
R _{OUT}	Output Resistance			0.1		Ω
Vo	Output Voltage Range		±1.1	±1.5		V
Ι _Ο	Output Current		± 50	±100		mA
POWER SU	IPPLY					
Vs	Operating Voltage Supply			5.0		V
I _{S,ON}	Power Supply Current – Enabled per amplifier		5.0	11	17	mA
I _{S,OFF}	Power Supply Current – Disabled per amplifier			0.1	0.3	mA
PSRR	Power Supply Rejection Ratio (Note 4)	(See Graph)	40	56		dB

4. Guaranteed by design and/or characterization.

Crosstalk




Channel to Channel, f = 5 MHz

85

dB

Figure 4. Typical Test Setup (A_V = +2.0, R_F = 150 kΩ, R_L = 150 Ω)






Figure 11. THD, HD2, HD3 vs. Frequency




Figure 12. THD, HD2, HD3 vs. Output Voltage




Figure 13. Input Referred Voltage Noise vs. Frequency




Figure 15. PSRR vs. Frequency





Figure 14. CMRR vs. Frequency











Figure 21. Output Resistance vs. Frequency









(Crosstalk measured on Channel 2 with input signal on Channel 1 and 3)




Figure 24. Turn OFF Time Delay Vertical: 500 mV/div (Enable), 200 mV/div (Output) Horizontal: 10 ns/div




Figure 26. Channel Matching (dB) vs Frequency

Printed Circuit Board Layout Techniques

Proper nigh speed PCB design rules should be used for all wideband amplifiers as the PCB parasitics can affect the overall performance. Most important are stray capacitances at the output and inverting input nodes as it can effect peaking and bandwidth. A space (3/16" is plenty) should be left around the signal lines to minimize coupling. Also, signal lines connecting the feedback and gain resistors should be short enough so that their associated inductance does not cause high frequency gain errors. Line lengths less than 1/4" are recommended.

Video Performance

This device designed to provide good performance with NTSC, PAL, and HDTV video signals. Best performance is obtained with back terminated loads as performance is degraded as the load is increased. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage.

ESD Protection

All device pins have limited ESD protection using internal diodes to power supplies as specified in the attributes table (see Figure 27). These diodes provide moderate protection

to input overdrive voltages above the supplies. The ESD diodes can support high input currents with current limiting series resistors. Keep these resistor values as low as possible since high values degrade both noise performance and frequency response. Under closed–loop operation, the ESD diodes have no effect on circuit performance. However, under certain conditions the ESD diodes will be evident. If the device is driven into a slewing condition, the ESD diodes will clamp large differential voltages until the feedback loop restores closed–loop operation. Also, if the device is powered down and a large input signal is applied, the ESD diodes will conduct.

NOTE: Human Body Model for +IN and –IN pins are rated at 0.8kV while all other pins are rated at 2.0kV.






Figure 27. Internal ESD Protection

查询"NCS2540_0"供应商

PACKAGE DIMENSIONS



1 0.65 PITCH Å 16X 0.36 ▲ 16X 1.26 DIMENSIONS: MILLIMETERS



- ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.

- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
в	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	0.65 BSC		BSC
Н	0.18	0.28	0.007	0.011
ſ	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
к	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40		0.252 BSC	
М	0 °	8 °	0 °	8 °

查询"NCS2540_0"供应商

ON Semiconductor and IIIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in which the failure of the SCILLC product could create a situation where personal injury or deatth may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or deatth associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative