4.5V to 18V Input, 2-A Synchronous Step-Down SWIFT Converter with Eco-Mode™

Check for Samples: TPS54226

FEATURES


- D-CAP2™ Mode Enables Fast Transient Response
- **Low Output Ripple and Allows Ceramic Output** Capacitor
- Wide V_{CC} Input Voltage Range: 4.5 V to 18 V
- Wide V_{IN} Input Voltage Range: 2 V to 18 V
- Output Voltage Range: 0.76 V to 5.5 V
- **Highly Efficient Integrated FET's Optimized** for Lower Duty Cycle Applications $-160 \text{ m}\Omega$ (High Side) and 110 m Ω (Low Side)
- High Efficiency, less than 10 μA at shutdown
- Auto-Skip Eco-Mode™ for High Efficiency at **Light Load**
- **High Initial Bandgap Reference Accuracy**
- **Adjustable Soft Start**
- **Pre-Biased Soft Start**
- 700-kHz Switching Frequency (fsw)
- Cycle By Cycle Over Current Limit
- **Power Good Output**
- **Auto-Skip Mode**


APPLICATIONS

- Wide Range of Applications for Low Voltage System
 - **Digital TV Power Supply**
 - **High Definition Blu-ray Disc™ Players**
 - **Networking Home Terminal**
 - Digital Set Top Box (STB)

DESCRIPTION

The TPS54226 is a adaptive on-time D-CAP2™ mode synchronous buck converter. The TPS 54226 enables system designers to complete the suite of various end equipment's power bus regulators with a cost effective, low component count, low standby current solution. The main control loop for the TPS54226 uses the D-CAP2™ mode control which provides a fast transient response with no external compensation components. The adoptive on-time control supports seamless operation between PWM mode at heavy load condition and reduced frequency Eco-Mode™ operation at light load for high efficiency . The TPS54226 also has a proprietary circuit that enables the device to adopt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V VCC input, and from 2-V to 18-V VIN input power supply voltage. The output voltage can be programmed between 0.76 V and 5.5 V. The device also features an adjustable slow start time and a power good function. The TPS54226 is available in the 14 pin HTSSOP or 16 pin QFN package, and designed to operate from -40°C to 85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP2, Eco-Mode, PowerPAD are trademarks of Texas Instruments.

Blu-ray Disc is a trademark of Blu-ray Disc Association.

df.dzsc.com





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾ (3)	ORDERABLE PART NUMBER	PIN	TRANSPORT MEDIA, QUANTITY
	PowerPAD TM TPS54226PWP	TPS54226PWP	4.4	Tube
450C to 050C	(HTSSOP) – PWP	TPS54226PWPR	14	Tape and Reel, 2000
–45°C to 85°C	Digation Over di Flat Deals (OFN)	TPS54226RGTT	40	Tape and Reel, 250
	Plastic Quad Flat Pack (QFN)	TPS54226RGTR	16	Tape and Reel, 3000

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) All package options have Cu NIPDAU lead/ball finish.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

			VALUE	UNIT
		V _{IN} , V _{CC} , EN	-0.3 to 20	V
		V _{BST}	-0.3 to 26	V
V	Innut valtage renge	V _{BST} (vs SW1, SW2)	-0.3 to 6.5	V
VI	input voitage range	V _{FB} , V _O , SS, PG	-0.3 to 6.5	V
		SW1, SW2	-2 to 20	V
		SW1, SW2 (10 ns transient)	-3 to 20	V
	Outrat valtage serves	V _{REG5}	-0.3 to 6.5	V
v _O	Output voltage range	P _{GND1} , P _{GND2}	-0.3 to 0.3	V
V _{diff}	Output voltage range V _{FB} , V _O , SS, PG SW1, SW2 SW1, SW2 (10 ns transient) V _{REG5} P _{GND1} , P _{GND2} Voltage from GND to POWERPAD Flectrostatic Human Body Model (HBM)		-0.2 to 0.2	V
V _{diff}	Electrostatic	Human Body Model (HBM)	2	kV
ESD rating	discharge	Charged Device Model (CDM)	500	V
TJ	Operating junction tem	perature	-40 to 150	°C
T _{stg}	Storage temperature		–55 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS⁽¹⁾

(2 oz. trace and copper pad with solder)

PACKAGE	$\theta_{ extsf{JA}}$	T _A = 25°C POWER RATING	T _A = 85°C POWER RATING
PWP 14	44.5°C/W	2.25 W	0.9 W
RGT 16	47.4°C/W	2.10 W	0.84 W

⁽¹⁾ Rating based on JEDEC high thermal conductivity (High K) board with 2 x 2 arrays of thermal vias. See Texas Instruments application report (SLMA002) regarding thermal characteristic of the PowerPAD™ package.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply input voltage range	4.5	18	V
V _{IN}	Power input voltage range	2	18	V

Product Folder Link(s): TPS54226



₩營物PPS54226"供应商

RECOMMENDED OPERATING CONDITIONS (continued)

over operating free-air temperature range (unless otherwise noted)

		,	MIN	MAX	UNIT	
		V _{BST}	-0.1	24		
		V _{BST} (vs SW1, SW2)	-0.1	5.7		
		SS, PG	-0.1	5.7		
.,	Language and the management	EN	-0.1	18		
VI	Input voltage range	V _O , V _{FB}	-0.1	5.5	V	
		SW1, SW2	-1.8	18		
		SW1, SW2 (10 ns transient)	-3	18		
		P _{GND1} , P _{GND2}	-0.1	0.1		
Vo	Output voltage range	V_{REG5}	-0.1	5.7	V	
Io	Output Current range	I _{VREG5}	0	10	mA	
T _A	Operating free-air temperature		-40	85	°C	
TJ	Operating junction temperature		-40	125	°C	

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, V_{CC} , V_{IN} = 12V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT	•	•			
I _{VCC}	Operating - non-switching supply current	V_{CC} current, $T_A = 25$ °C, $EN = 5$ V, $V_{FB} = 0.8$ V		800	1200	μА
I _{VCCSDN}	Shutdown supply current	V _{CC} current, T _A = 25°C, EN = 0 V		1.8	10	μΑ
LOGIC TH	RESHOLD					
V _{ENH}	EN high-level input voltage	EN	2			V
V _{ENL}	EN low-level input voltage	EN			0.4	V
V _{FB} VOLT	AGE AND DISCHARGE RESISTANCE	•	•			
		VFB voltage light load mode, T _A = 25°C, V _O = 1.05 V, IO=10mA		771		
		$T_A = 25$ °C, $V_O = 1.05$ V, continuous mode	757	765	773	
V_{FBTH}	V _{FB} threshold voltage	$T_A = 0$ °C to 85°C, $V_O = 1.05$ V, continuous mode ⁽¹⁾	753		777	mV
		$T_A = -40$ °C to 85°C, $V_O = 1.05$ V, continuous mode ⁽¹⁾	751		779	
I _{VFB}	V _{FB} input current	V _{FB} = 0.8 V, T _A = 25°C		0	±0.1	μΑ
R _{Dischg}	V _O discharge resistance	EN = 0 V, V _O = 0.5 V, T _A = 25°C		50	100	Ω
V _{REG5} OU	TPUT					
V _{VREG5}	V _{REG5} output voltage	T _A = 25°C, 6 V < V _{CC} < 18 V, 0 < I _{VREG5} < 5 mA	5.3	5.5	5.7	V
V_{LN5}	Line regulation	6.0 V < V _{CC} < 18 V, I _{VREG5} = 5 mA			20	mV
V_{LD5}	Load regulation	0 mA < I _{VREG5} < 5 mA			100	mV
I _{VREG5}	Output current	V _{CC} = 6 V, V _{REG5} = 4 V, T _A = 25°C		70		mA
MOSFET						
R _{dsonh}	High side switch resistance	25°C, V _{BST} - SW1,2 = 5.5 V		160		mΩ
R _{dsonl}	Low side switch resistance	25°C		110		mΩ
CURREN ⁻	LIMIT					
I _{ocl}	Current limit	L out = 2.2 μH ⁽¹⁾	2.5	3.1	4.5	Α
THERMAI	SHUTDOWN					
т	Thormal abutdown throubold	Shutdown temperature ⁽¹⁾		150		°C
T _{SDN}	Thermal shutdown threshold	Hysteresis (1)		25		

(1) Not production tested.




ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, V_{CC} , V_{IN} = 12V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ON-TIME	TIMER CONTROL						
T _{ON}	On time	V _{IN} = 12 V, V _O = 1.05 V		145		ns	
T _{OFF(MIN)}	Minimum off time	$T_A = 25^{\circ}C, V_{FB} = 0.7 V$		260	310	ns	
SOFT ST	ART						
I _{SSC}	SS charge current	V _{SS} = 0 V	1.4	2.0	2.6	μА	
I _{SSD}	SS discharge current	V _{SS} = 0.5 V	0.1	0.2		mA	
POWER 0	GOOD						
V_{THPG}	PG threshold	V _{FB} rising (good)	85	90	95	%	
		V _{FB} falling (fault)		85		%	
I_{PG}	PG sink current	PG = 0.5 V	2.5	5		mA	
OUTPUT	UNDERVOLTAGE AND OVERVOLT	TAGE PROTECTION					
V _{OVP}	Output OVP trip threshold	OVP detect	115	120	125	%	
T _{OVPDEL}	Output OVP prop delay			5		μS	
. /	Output IIVD trip throughold	UVP detect	65	70	75	%	
V_{UVP}	Output UVP trip threshold	Hysteresis		10		%	
T _{UVPDEL}	Output UVP delay			0.25		ms	
T _{UVPEN}	Output UVP enable delay	Relative to soft-start time		x 1.7			
UVLO		•					
\/	LIV/I O throubold	Wake up V _{REG5} voltage	3.55	3.8	4.05	1/	
V_{UVLO}	UVLO threshold	Hysteresis V _{REG5} voltage	0.23	.23 0.35 0.47		V	


DEVICE INFORMATION

PWP PACKAGE (TOP VIEW)



Product Folder Link(s): TPS54226






PIN FUNCTIONS

1			FIN FUNCTIONS
	PIN		DESCRIPTION
NAME	PWP 14	RGT 16	DESCRIPTION
VO	1	16	Connect to output of converter. This pin is used for On-Time Adjustment.
VFB	2	1	Converter feedback input. Connect with feedback resistor divider.
VREG5	3	2	5.5 V power supply output. A capacitor (typical 1μF) should be connected to GND.
SS	4	3	Soft-start control. A external capacitor should be connected to GND.
GND	5	4	Signal ground pin
PG	6	5	Open drain power good output
EN	7	6	Enable control input
PGND1, PGND2	8, 9	7, 8	Ground returns for low-side MOSFET. Also serve as inputs of current comparators. Connect PGND and GND strongly together near the IC.
SW1, SW2	10, 11	9, 10, 11	Switch node connection between high-side NFET and low-side NFET. Also serve as inputs to current comparators.
VBST	12	12	Supply input for high-side NFET gate driver (boost terminal). Connect capacitor from this pin to respective SW1, SW2 terminals. An internal PN diode is connected between VREG5 to VBST pin.
VIN	13	13, 14	Power input and connected to high side NFET drain
VCC	14	15	Supply input for 5 V internal linear regulator for the control circuitry
Exposed Thermal Pad or PowerPAD	Back side	Back side	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Should be connected to PGND.



FUNCTIONAL BLOCK DIAGRAM



A. Block diagram shown is for PWP 14 pin package. QFN 16 pin package block diagram is identical except for pin out.

OVERVIEW

The TPS54226 is a 2-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs and Auto-Skip Eco-Mode™ to improve light lode efficiency . It operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

DETAILED DESCRIPTION

PWM Operation

The main control loop of the TPS54226 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

6



At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2TM mode control.

PWM Frequency and Adaptive On-Time Control

TPS54226 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54226 runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOUT/VIN, the frequency is constant.

Light Load Eco-Mode™ Control

The TPS54226 is designed with Eco-Mode™ to increase light load efficiency . As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases the converter run into discontinuous conduction mode. The on-time is kept almost the same as is was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light load operation I_{OUT(LL)} current can be calculated in Equation 1.

$$I_{OUT(LL)} = \frac{1}{2 \cdot L \cdot fws} = \frac{(V_{IN} - V_{OUT}) \cdot V_{OUT}}{V_{IN}}$$
(1)

Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN pin becomes high, $2-\mu A$ current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 2. VFB voltage is 0.765 V and SS pin source current is $2~\mu A$.

$$Tss(ms) = \frac{C6(nF) \cdot Vref}{Iss(\mu A)} = \frac{C6(nF) \cdot 0.765}{2}$$
(2)

A unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage V_{FB}), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

Power Good

The power good function is activated after soft start has finished. The power good function becomes active after 1.7 times soft-start time. When the output voltage is within -10% of the target value, internal comparators detect power good state and the power good signal becomes high. The power good output, PG, is an open drain output. If the feedback voltage goes under 15% of the target value, the power good signal becomes low after a $10 \, \mu s$ internal delay.

Output Discharge Control

TPS54226 discharges the output when EN is low, or the controller is turned off by the protection functions (OVP, UVP, UVLO and thermal shutdown). The output is discharged by an internal $50-\Omega$ MOSFET which is connected from VO to PGND. The internal low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output.



Current Protection

Output current is limited by cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller keeps the OFF state when the inductor current is larger than the over current trip level. To provide both good accuracy and cost effective solution, the device supports temperature compensated internal MOSFET $R_{DS(on)}$ sensing.

The inductor current is monitored by the voltage between PGND pin and SW1/SW2 pin. In an overcurrent condition, the current to the load exceeds the current to the output capacitor; thus, the output voltage tends to fall off. Eventually, it will end up with crossing the undervoltage protection threshold and shutdown.

Over/Under Voltage Protection

The TPS54226 detects over and undervoltage conditions by monitoring the feedback voltage (VFB). This function is enabled after approximately 1.7 times the soft-start time. When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver turns off and the low-side MOSFET turns on. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins. After 250 µs, the device latches off both internal top and bottom MOSFET.

UVLO Protection

Undervoltage lock out protection (UVLO) monitors the voltage of the V_{REG5} pin. When the V_{REG5} voltage is lower than UVLO threshold voltage, the TPS54226 is shut off. This is protection is non-latching.

Thermal Shutdown

Thermal protection is self-activating. If the junction temperature exceeds the threshold value (typically 150°C), the TPS54226 shuts off. This protection is non-latching.






Figure 2. V_{CC} SHUTDOWN CURRENT vs JUNCTION TEMPERATURE

Product Folder Link(s): TPS54226



TYPICAL CHARACTERISTICS (continued)




Figure 3. EN CURRENT vs EN VOLTAGE




Figure 5. 1.05-V OUTPUT VOLTAGE vs INPUT VOLTAGE




Figure 4. 1.05-V OUTPUT VOLTAGE vs OUTPUT CURRENT




Figure 6. 1.05 V 50 mA TO 2A LOAD TRANSIENT RESPONSE



TYPICAL CHARACTERISTICS (continued)





Figure 7. START-UP WAVE FORM






Figure 9. LIGHT LOAD EFFICIENCY vs OUTPUT CURRENT





Figure 10. SWITCHING FREQUENCY vs INPUT VOLTAGE (I_0 =1 A)

Instruments

TYPICAL CHARACTERISTICS (continued)







Figure 11. SWITCHING FREQUENCY vs OUTPUT CURRENT

Figure 12. VOLTAGE RIPPLE AT OUTPUT (IO=2A)





DESIGN GUIDE

Step By Step Design Procedure

This example details the design of a switching regulator design using ceramic output capacitors.

This design is available as the HPA539 evaluation module (EVM). A few parameters must be known in order to

start the design process. These parameters are typically determined on the system level. For this example, start with the following known parameters:

- Input voltage range = 4.5 -18 V
- Output voltage = 1.05 V
- Output current = 2 A
- Output voltage ripple = 3% of output voltage (1.05 V x 0.03 = 31.5 mV

Figure 14 shows the schematic diagram for this design example.




Figure 14. Schematic

Output Inductor Selection

The inductance value is selected to provide approximately 30% peak to peak ripple current at maximum load. Larger ripple current increases output ripple voltage, improves S/N ratio and contributes to stable operation. Smaller ripple currents result in lower output voltage ripple. When using low ESR output capacitors output ripple voltage is usually low, so larger ripple currents are acceptable. The coefficient Kind represents the percentage of ripple current. The value of Kind must not be greater than 0.4. Use 0.3 when using low ESR output capacitors. Equation 3 can be used to calculate L1. Use 700 kHz for f_{SW}. Make sure the chosen inductor is rated for the peak current of Equation 5 and the RMS current of Equation 6.

$$L_{O} = \frac{V_{OUT}}{V_{IN (max)}} \bullet \frac{V_{IN (max)} - V_{OUT}}{I_{OUT} \bullet f_{SW} \bullet Kind}$$
(3)

$$Ilp - p = \frac{V_{OUT}}{V_{IN(max)}} \bullet \frac{V_{IN(max)} - V_{OUT}}{L_O \bullet f_{SW}}$$
(4)

$$I_{lpeak} = I_O + \frac{Ilp - p}{2} \tag{5}$$

$$I_{Lo(RMS)} = \sqrt{I_o^2 + \frac{1}{12} I l p - p^2}$$
 (6)



For this design example, use KIND = 0.3 and the inductor value is calculated to be 2.35 μ H. For this design, a nearest standard value was chosen: 2.2 μ H. For 2.2 μ H, the calculated peak current is 2.32 A and the calculated RMS current is 2.008 A. The inductor used is a TDK SPM6530-2R2M with a peak current rating of 8.4 A and an RMS current rating of 8.2 A.

Output Capacitor Selection

The capacitor value and ESR determines the amount of output voltage ripple. Ceramic output capacitors of at least 20 uF total capacitance is recommended. Using Equation 7 to Equation 9, an initial estimate for the capacitor value, ESR, and RMS current can be calculated. If the load transients are significant consider using the load step, instead of ripple current to calculate the maximum ESR.

$$C_{o} > \frac{1}{8 \cdot f_{SW}} \cdot \frac{1}{\left(\frac{V_{O(ripple)}}{I_{(ripple)}} - R_{ESR}\right)}$$

$$(7)$$

$$R_{ESR} < \frac{V_{O(ripple)}}{I_{l(ripple)}} \tag{8}$$

$$I_{CO(RMS)} = \frac{V_{OUT} \bullet (V_{IN} - V_{OUT})}{\sqrt{12} \bullet V_{IN} \bullet L_O \bullet f_{SW}}$$
(9)

For this design, the minimum required capacitance is 4.8 μF and maximum ESR is 49 m Ω . Two TDK C3216JB0J226M 22 μF output capacitors are used. The maximum ESR is 12 m Ω each. The calculated RMS current is .185 A and each output capacitor is rated for 2 A.

Input Capacitor Selection

The TPS54226 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 μF is recommended for the decoupling capacitor. The capacitor voltage rating needs to be greater than the maximum input voltage. In case of separate V_{CC} and V_{IN} , then a ceramic capacitor over 10 μF is recommended for the V_{IN} and also placing ceramic capacitor over 0.1 μF for the V_{CC} is recommended.

Bootstrap Capacitor Selection

A 0.1- μF ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

VREG5 Capacitor Selection

A $1-\mu F$ ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommended to use a ceramic capacitor.

Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 10 and Equation 11 to calculate V_{OUT} .

To improve efficiency at very light loads consider using larger value resistors, too high of resistance will be more susceptible to noise and voltage errors from the VFB input current will be more noticeable.

For output voltage from 0.76 V to 2.5 V:

$$V_{OUT} = 0.765 \bullet \left(1 + \frac{R1}{R2}\right) \tag{10}$$

For output voltage over 2.5 V:

$$V_{OUT} = (0.763 + 0.0017 \bullet V_{OUT}) \bullet \left(1 + \frac{R1}{R2}\right)$$
(11)

THERMAL INFORMATION

The PWP 14 pin package incorporates an exposed PowerPAD™ and the QFN 16 pin package incorporates a

SLASANIO TO DETOBER 2010 REVISED OCTOBER 2010

www.ti.com

similar exposed thermal pad. These exposed thermal pads are designed to be connected to an external heatsink. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD™ package and how to use the advantage of its heat dissipating abilities, see Technical Brief, PowerPAD™ Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD™ Made Easy, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for the PWP 14 pin and QFN 16 pin packages are shown in the Thermal Pad Mechanical Data section of this data sheet.


Product Folder Link(s): TPS54226

<u>₩豐梅•PS54226"供应商</u>

LAYOUT CONSIDERATIONS

The following layout guidelines are provided using the PWP 14 pin package as an example. The general guidelines and routing are also applicable to the QFN 16 pin package. Allowance should be made for the differences in the package pin configurations.

- 1. Keep the input switching current loop as small as possible.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the signal ground to power ground.
- 5. Do not allow switching current to flow under the device.
- 6. Keep the pattern lines for VIN and PGND broad.
- 7. Exposed pad of device must be connected to PGND with solder.
- 8. VREG5 capacitor should be placed near the device, and connected PGND.
- 9. Output capacitor should be connected to a broad pattern of the PGND.
- 10. Voltage feedback loop should be as short as possible, and preferably with ground shield.
- 11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
- 12. Providing sufficient via is preferable for VIN, SW and PGND connection.
- 13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 14. If VIN and VCC is shorted, VIN and VCC patterns need to be connected with broad pattern lines.
- 15. VIN Capacitor should be placed as near as possible to the device.



- O VIA to Ground Plane
- Etch on Bottom Layer or Under Component

Figure 15. TPS54226 Layout



REVISION HISTORY

Changes from Original (October 2009) to Revision A	Page
Changed the device from Product Preview to Production	1
Changes from Revision A (October 2009) to Revision B	Page
Changed the title to include Eco-Mode	1
Changed features bullet to reference Eco-Mode	1
Added Eco-Mode text to the DESCRIPTION	1
Added the QFN package to the DESCRIPTION	1
Added the QFN package to the ORDERING INFORMATION table	2
Added the QFN (RGT 16) package to the DISSIPATION RATINGS table	2
Added the RGT PACKAGE drawing	
Added the RGT 16 pin column to the PIN FUNCTIONS table	ξ
Updated the FUNCTIONAL BLOCK DIAGRAM	6
Added text Note to the FUNCTIONAL BLOCK DIAGRAM	6
Added Eco-Mode text to the OVERVIEW section	6
Changed section title From: Light Load Mode Control To: Light Load Eco-Mode Control	7
Added Eco-Mode to text in the Light Load Eco-Mode Control section	7
Added text to the THERMAL INFORMATION section for the QFN package	14
Deleted figure "Thermal Pad Dimensions"	14
Changes from Revision B (June 2010) to Revision C	Page
Changed TPS54226PWPR tape and reel quantity From: 3000 To: 2000	2
 Added V_{CC}, V_{IN} = 12V to the conditions statement in the Electrical Characteristics table 	3

Product Folder Link(s): TPS54226



PACKA

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Pe
TPS54226PWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260
TPS54226PWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260
TPS54226RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260
TPS54226RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate in continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical at TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu




查询"JPS54226"供应商

10-Sep-2010

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54226PWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS54226RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54226RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

查询"JPS54226"供应商


10-Sep-2010



*All dimensions are nominal

7 th difficition die fierminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54226PWPR	HTSSOP	PWP	14	2000	346.0	346.0	29.0
TPS54226RGTR	QFN	RGT	16	3000	346.0	346.0	29.0
TPS54226RGTT	QFN	RGT	16	250	190.5	212.7	31.8

PWP (R-PDSO-G**) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE 20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSD-G14)


PowerPAD™ SMALL PLASTIC DUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{TM}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions


4206332-2/\$ 11/10

NOTE: A. All linear dimensions are in millimeters



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206349-4/0 11/10

NOTE: A. All linear dimensions are in millimeters



RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



查询"TPS54226"供应商

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps