

Vishay Siliconix

# **Dual N-Channel 20-V MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>a, g</sup>	Q <sub>g</sub> (Typ.)		
	0.216 at V <sub>GS</sub> = 4.5 V	1.5			
20	0.268 at V <sub>GS</sub> = 2.5 V	1.5	1.2 nC		
	0.375 at V <sub>GS</sub> = 1.8 V	1.0			

## **FEATURES**


- Halogen-free
- TrenchFET<sup>®</sup> Power MOSFET
- New Thermally Enhanced PowerPAK<sup>®</sup> SC-75 Package
  - Small Footprint Area
  - Low On-Resistance




ROHS

### **APPLICATIONS**


- Load Switch, PA Switch and Battery Switch for Portable Devices
- DC/DC Converter



PowerPAK SC75-6L-Dual







Ordering Information: SiB912DK-T1-GE3 (Lead (Pb)-free and Halogen-free) N-Channel MOSFET

N-Channel MOSFET

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V <sub>DS</sub>	20	V		
Gate-Source Voltage	V <sub>GS</sub>	± 8	, v		
	T <sub>C</sub> = 25 °C		1.5 <sup>a</sup>	COM	
Continuous Drain Current (T <sub>.1</sub> = 150 °C)	T <sub>C</sub> = 70 °C	1	1.5 <sup>a</sup>		
Continuous Diain Current (1) = 150 C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	1.5 <sup>a, b, c</sup>		
	T <sub>A</sub> = 70 °C	100 11 1 1	1.4 <sup>b, c</sup>	Α	
Pulsed Drain Current		I <sub>DM</sub>	5	7	
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C		1.5 <sup>a</sup>		
	T <sub>A</sub> = 25 °C	I <sub>S</sub>	0.9 <sup>b, c</sup>		
THE WAY BY	T <sub>C</sub> = 25 °C		3.1	w	
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	2.0		
	T <sub>A</sub> = 25 °C	LD	1.1 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		0.7 <sup>b, c</sup>		
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C		
Soldering Recommendations (Peak Temperature	Ŭ	260	COL		

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical Maximum		Unit	
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 5 s	R <sub>thJA</sub>	90	115	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	32	40		

### Notes:

- a. Package limited.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 5 s.
- d. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SC-75 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 125 °C/W.

# SiB912DK

# Vi**含油以SMCDKIX**供应商



SPECIFICATIONS $T_J = 25$ °C, unless otherwise noted         Parameter       Symbol       Test Conditions       Min.       Typ.       Max.       Unit								
Static	Syllibol	rest Conditions	IVIIII.	Тур.	IVIAX.	Onit		
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	20	<u> </u>	l	V		
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$ $\Delta V_{GS(th)}/T_{J}$	V <sub>G</sub> S = 0 V, I <sub>D</sub> = 200 μ. V		22		mV/°C		
V <sub>GS(th)</sub> Temperature Coefficient		$I_D = 250 \mu A$		- 2				
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	0.4	- 2	1.0	V		
Gate-Source Leakage	<b>+</b>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$	0.4		± 100	nA		
date-source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = 10 \text{ V}$ $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$			1	- IIA		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	μΑ		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	5			Α		
On State Brain Surrent	D(OH)	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 1.8 A		0.180	0.216			
Drain Sauras On State Besistance	Book	$V_{GS} = 2.5 \text{ V}, I_D = 1.6 \text{ A}$		0.223	0.268	Ω		
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 1.8 \text{ V}, I_D = 0.3 \text{ A}$		0.223	0.200			
	9				0.375			
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1.8 A		3		5		
Dynamic <sup>b</sup>					I	1		
Input Capacitance	C <sub>iss</sub>			95		pF		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		24				
Reverse Transfer Capacitance	C <sub>rss</sub>			11				
Total Gate Charge	Q <sub>g</sub>	$V_{DS} = 10 \text{ V}, V_{GS} = 8 \text{ V}, I_D = 1.8 \text{ A}$		2.0 3.0				
<u>-</u>				1.2	1.8	nC		
Gate-Source Charge		$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 1.8 \text{ A}$		0.3				
Gate-Drain Charge	$Q_{gd}$			0.15				
Gate Resistance	$R_g$	f = 1 MHz	0.5	2.5	5.0	Ω		
Turn-On Delay Time	t <sub>d(on)</sub>			5	10			
Rise Time	t <sub>r</sub>	$V_{DD} = 10 \text{ V}, R_L = 7.1 \Omega$		10	20	-		
Turn-Off Delay Time		$I_D \cong 1.4 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		24	36			
Fall Time	t <sub>f</sub>	t <sub>f</sub>		8	16	ns		
Turn-On Delay Time	t <sub>d(on)</sub>			2	4	110		
Rise Time	t <sub>r</sub>	$V_{DD}$ = 10 V, $R_L$ = 7.1 $\Omega$		9	18			
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_{D} \cong 1.4 \text{ A}, V_{GEN} = 8 \text{ V}, R_g = 1 \Omega$		8	16	]		
Fall Time	t <sub>f</sub>			7	14			
<b>Drain-Source Body Diode Characterist</b>	ics							
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			1.5 <sup>c</sup>	А		
Pulse Diode Forward Current	I <sub>SM</sub>				5	^		
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 1.4 A, V <sub>GS</sub> = 0 V		0.7	1.2	٧		
Body Diode Reverse Recovery Time	· · · · · · · · · · · · · · · · · · ·			9	18	ns		
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	† <b>.</b> <u>-</u>		3	6	nC		
Reverse Recovery Fall Time	ta	$I_F = 1.4 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		6		- ns		
Reverse Recovery Rise Time	t <sub>b</sub>			3				


#### Notes

- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.
- c. Package limited.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Vishay Siliconix

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





V<sub>DS</sub> - Drain-to-Source Voltage (V)

## **Output Characteristics**




### On-Resistance vs. Drain Current and Gate Voltage






V<sub>GS</sub> - Gate-to-Source Voltage (V)

### Transfer Characteristics



V<sub>DS</sub> - Drain-to-Source Voltage (V)

### Capacitance




On-Resistance vs. Junction Temperature


# SiB912DK


# Vianaysianeoki)供应商

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




## Soure-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




 $^{\star}$   $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified


Safe Operating Area, Junction-to-Case


Vishay Siliconix

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted










Power Derating, Junction-to-Ambient

<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


# Vionally Street Windows



## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



## Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?68883">http://www.vishay.com/ppg?68883</a>.



Vishay

# **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08