



www.ti.com

SLUS873A-JANUARY 2009-REVISED APRIL 2009


RAD-TOLERANT CLASS-V, HIGH-SPEED PWM CONTROLLER

FEATURES

- QML-V Qualified, SMD 5962-87681
- Rad-Tolerant: 30 kRad (Si) TID (1)
- Compatible With Voltage-Mode or Current-Mode Control Methods
- Practical Operation at Switching Frequencies to 1 MHz
- 50-ns Propagation Delay to Output
- High-Current Dual Totem Pole Outputs
 (2-A Peak)
- Trimmed Oscillator Discharge Current
- Low 100-μA Startup Current
- Pulse-by-Pulse Current Limiting Comparator
- Latched Overcurrent Comparator With Full Cycle Restart
- Radiation tolerance is a typical value based upon initial device qualification with dose rate = 10 mrad/sec. Radiation Lot Acceptance Testing is available - contact factory for details.

DESCRIPTION

The UC1825A PWM controller is an improved version of the standard UC1825 family. Performance enhancements have been made to several of the circuit blocks. Error amplifier gain bandwidth product is 12 MHz, while input offset voltage is 2 mV. Current limit threshold is assured to a tolerance of 5%. Oscillator discharge current is specified at 10 mA for accurate dead time control. Frequency accuracy is improved to 6%. Startup supply current, typically 100 μ A, is ideal for off-line applications. The output drivers are redesigned to actively sink current during UVLO at no expense to the startup current specification. In addition each output is capable of 2-A peak currents during transitions.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

盇

df.dzsc.com



www.ti.com

SLUSS A LANUARY 2008 REVISED ARRIL 2009



This device has limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

Functional improvements have also been implemented in this family. The UC1825 shutdown comparator is now a high-speed overcurrent comparator with a threshold of 1.2 V. The overcurrent comparator sets a latch that ensures full discharge of the soft-start capacitor before allowing a restart. While the fault latch is set, the outputs are in the low state. In the event of continuous faults, the soft-start capacitor is fully charged before discharge to insure that the fault frequency does not exceed the designed soft start period. The UC1825 CLOCK pin has become CLK/LEB. This pin combines the functions of clock output and leading edge blanking adjustment and has been buffered for easier interfacing.


The UC1825A has dual alternating outputs and the same pin configuration of the UC1825. A version parts have UVLO thresholds identical to the original UC1825.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	CDIP-16	5962-8768105VEA	UC1825AJ-SP

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



THERMAL INFORMATION

PACKAGE	θ _{JA}	θ _{JC}	
J-16	80-120	28 ⁽¹⁾	

(1) 0JC data values stated were derived from MIL-STD-1835B. MIL-STD-1835B states, "The baseline values shown are worst case (mean + 2s) for a 60 x 60 mil microcircuit device silicon die and applicable for devices with die sizes up to 14400 square mils. For device die size greater than 14400 square mils use the following values; dual-in-line, 11°C/W; flat pack, 10°C/W; pin grid array, 10°C/W".



<u>₩豐簡��C1825∧ SP"供应商</u>

Terminal Functions

TERMINAL		- I/O	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
CLK/LEB	4	0	Output of the internal oscillator				
СТ	6	I	Timing capacitor connection pin for oscillator frequency programming. The timing capacitor should be connected to the device ground using minimal trace length.				
EAOUT	3	0	Output of the error amplifier for compensation				
GND	10		Analog ground return pin				
ILIM	9	I	Input to the current limit comparator				
INV	1	I	Inverting input to the error amplifier				
NI	2	I	Non-inverting input to the error amplifier				
OUTA	11	0	High current totem pole output A of the on-chip drive stage.				
OUTB	14	0	High current totem pole output B of the on-chip drive stage.				
PGND	12		Ground return pin for the output driver stage				
RAMP	7	I	Non-inverting input to the PWM comparator with 1.25-V internal input offset. In voltage mode operation, this serves as the input voltage feed-forward function by using the CT ramp. In peak current mode operation, this serves as the slope compensation input.				
RT	5	Ι	Timing resistor connection pin for oscillator frequency programming				
SS	8	I	Soft-start input pin which also doubles as the maximum duty cycle clamp.				
VC	13		Power supply pin for the output stage. This pin should be bypassed with a $0.1-\mu F$ monolithic ceramic low ESL capacitor with minimal trace lengths.				
VCC	15		Power supply pin for the device. This pin should be bypassed with a $0.1-\mu F$ monolithic ceramic low ESL capacitor with minimal trace lengths				
VREF	16	0	5.1-V reference. For stability, the reference should be bypassed with a 0.1- μ F monolithic ceramic low ESL capacitor and minimal trace length to the ground plane.				

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

			VALUE	UNIT
V _{IN}	Supply voltage,	VC, VCC	22	V
lo	Source or sink current,DC	OUTA, OUTB	0.5	А
lo	Source or sink current, pulse (0.5 µs)	OUTA, OUTB	2.2	А
		INV, NI, RAMP	–0.3 to 7	V
	Analog inputs	ILIM, SS	–0.3 to 6	V
	Power ground	PGND	±0.2	V
	Outputs	OUTA, OUTB	P _{GND} - 0.3 to V _C + 0.3	V
I _{CLK}	Clock output current	CLK/LEB	-5	mA
I _{O(EA)}	Error amplifier output current	EAOUT	5	mA
I _{SS}	Soft-start sink current	SS	20	mA
I _{OSC}	Oscillator charging current	RT	-5	mA
TJ	Operating virtual junction temperature r	-55 to 150	°C	
T _{STG}	Storage temperature		-65 to 150	°C
	Lead temperature 1,6 mm (1/16 inch) fr	300	°C	

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

TEXAS INSTRUMENTS

www.ti.com

SLESS A CHANNER 2009 REVISED APRIL 2009

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range ($T_A = T_J = -55^{\circ}C$ to $125^{\circ}C$), unless otherwise noted.

		MIN	MAX	UNIT
V _{CC}	Supply voltage	12	20	V
	Sink/source output current (continuous or time average)	0	100	mA
	Reference load current	0	10	mA

ELECTRICAL CHARACTERISTICS

 T_{A} = –55°C to 125°C, R_{T} = 3.65 k $\Omega,~C_{T}$ = 1 nF, V_{CC} = 12 V, T_{A} = T_{J} (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT				
REFER	ENCE, V _{REF}									
Vo	Ouput voltage range	$T_{J} = 25^{\circ}C, I_{O} = 1 \text{ mA}$	5.05	5.1	5.15	V				
	Line regulation	12 V ≤ VCC ≤ 20 V		2	15					
	Load regulation	1 mA ≤ I _O ≤ 10 mA		5	20	mV				
	Total output variation	Line, load, temperature	5.03		5.17	V				
	Temperature stability ⁽¹⁾	$T_{(min)} < T_A < T_{(max)}$		0.2	0.4	mV/°C				
	Output noise voltage	10 Hz < f < 10 kHz		50		μV _{RMS}				
	Short circuit current	VREF = 0 V	30	60	90	mA				
OSCILL	ATOR		I							
,		$T_J = 25^{\circ}C$	375	400	425	kHz				
f _{OSC}	Initial accuracy ⁽¹⁾	R _T = 6.6 kΩ, C _T = 220 pF, T _A = 25°C	0.9	1	1.1	MHz				
		Line, temperature	350		450	kHz				
	Total variation ⁽¹⁾	$R_{T} = 6.6 \text{ k}\Omega, C_{T} = 220 \text{ pF}$	0.82		1.18	MHz				
	Voltage stability	12 V < VCC < 20 V			1%					
	Temperature stability	$T_{(min)} < T_A < T_{(max)}$		±5%						
	High-level output voltage, clock		3.7	4						
	Low-level output voltage, clock			0	0.2					
	Ramp peak		2.6	2.8	3	V				
	Ramp valley		0.7	1	1.25					
	Ramp valley-to-peak		1.55	1.8	2					
losc	Oscillator discharge current	$R_T = OPEN, V_{CT} = 2 V$	8.5	10	11	mA				
	R AMPLIFIER									
	Input offset voltage			2	10	mV				
	Input bias current			0.6	3					
	Input offset current			0.1	1	μA				
	Open loop gain	1 V < V _O < 4 V	60	95						
CMRR	Common mode rejection ratio	1.5 V < V _{CM} < 5.5 V	75	95		dB				
PSRR	Power supply rejection ratio	12 V < V _{CC} < 20 V	85	110						
I _{O(sink)}	Output sink current	V _{EAOUT} = 1 V	1	2.5						
I _{O(src)}	Output source current	V _{EAOUT} = 4 V	-0.5	-1.3		mA				
/	High-level output voltage	$I_{EAOUT} = -0.5 \text{ mA}$	4.5	4.7	5					
	Low-level output voltage	$I_{EAOUT} = -1 \text{ mA}$	0	0.5	1	V				
	Gain bandwidth product ⁽¹⁾	f = 200 kHz	6	12		Mhz				
	Slew rate ⁽¹⁾		5	7		V/µs				

(1) Parameters ensured by design and/or characterization, if not production tested.



<u>₩豐椅唧C1825A_SP"供应商</u>

ELECTRICAL CHARACTERISTICS (Continued)

 T_{A} = –55°C to 125°C, R_{T} = 3.65 k $\Omega,~C_{T}$ = 1 nF, V_{CC} = 12 V, T_{A} = T_{J} (unless otherwise noted)

	PARAMETER	TEST CONDITIIONS	MIN	TYP	MAX	UNIT
PWM (COMPARATOR	·				
I _{BIAS}	Bias current, RAMP	V _{RAMP} = 0 V		-1	-8	μΑ
	Minimum duty cycle				0%	
	Maximum duty cycle		85%			
t _{LEB}	Leading edge blanking time	$R_{LEB} = 2 \text{ k}\Omega, C_{LEB} = 470 \text{ pF}$	300	375	450	ns
R_{LEB}	Leading edge blanking resistance	$V_{CLK/LEB} = 3 V$	8.5	10.0	11.5	kΩ
V_{ZDC}	Zero dc threshold voltage, EAOUT	V _{RAMP} = 0 V	1.10	1.25	1.4	V
t _{DELAY}	Delay-to-output time ⁽¹⁾	V _{EAOUT} = 5 V to 0 V step		50	120	ns
CURR	ENT LIMIT / START SEQUENCE / F	AULT				
I _{SS}	Soft-start charge current	V _{SS} = 2.5 V	8	14	20	μA
V _{SS}	Full soft-start threshold voltage		4.3	5		V
I _{DSCH}	Restart discharge current	V _{SS} = 2.5 V	100	250	350	μΑ
I _{SS}	Restart threshold voltage			0.3	0.5	V
I _{BIAS}	ILIM bias current	$0 \text{ V} \leq \text{V}_{\text{ILIM}} \leq 1.5 \text{ V}$			15	μΑ
I _{CL}	Current limit threshold voltage		0.95	1	1.05	V
	Overcurrent threshold voltage		1.14	1.2	1.26	V
t _d	Delay-to-output time, ILIM ⁽¹⁾	V _{ILIM} = 0 V to 2 V step		50	80	ns
OUTP	JT					
	Low-level output saturation	I _{OUT} = 20 mA		0.25	0.45	
	voltage	I _{OUT} = 200 mA		1.2	2.2	V
	High-level output saturation	I _{OUT} = -20 mA		1.9	2.9	V
	voltage	I _{OUT} = -200 mA		2	3	
t _r , t _f	Rise/fall time ⁽¹⁾	C _L = 1 nF		20	45	ns
UNDE	RVOLTAGE LOCKOUT (UVLO)		Ľ			
	Start threshold voltage		8.3	9.2	9.6	V
	UVLO hysteresis		0.4	0.8	1.25	v
SUPPI	Y CURRENT				ľ	
I _{su}	Startup current	VC = VCC = 8 V		100	300	μA
I _{CC}	Input current			28	36	mA

(1) Parameters ensured by design and/or characterization, if not production tested.

TEXAS INSTRUMENTS

www.ti.com


SL整符ACIANUABY 2008 中联胺商 Ril 2009

APPLICATION INFORMATION

The oscillator of the UC1825A is a saw tooth. The rising edge is governed by a current controlled by the RT pin and value of capacitance at the CT pin (C_{CT}). The falling edge of the sawtooth sets dead time for the outputs. Selection of RT should be done first, based on desired maximum duty cycle. CT can then be chosen based on the desired frequency (RT) and D_{MAX} . The design equations are:

$$R_{T} = \frac{3 V}{(10 \text{ mA}) \times (1 - D_{\text{MAX}})} \qquad C_{T} = \frac{(1.6 \times D_{\text{MAX}})}{(R_{T} \times f)}$$
(1)

Recommended values for R_T range from 1 k Ω to 100 k Ω . Control of D_{MAX} less than 70% is not recommended.





(2)

SLUS873A-JANUARY 2009-REVISED APRIL 2009

<u>₩營椿®BC1825A_SP"供应商</u>

LEADING EDGE BLANKING

The UC1825A performs fixed frequency pulse width modulation control. The UC1825A outputs are alternately controlled. During every other cycle, one output is off. Each output then switches at one-half the oscillator frequency, varying in duty cycle from 0 to less than 50%.

To limit maximum duty cycle, the internal clock pulse blanks both outputs low during the discharge time of the oscillator. On the falling edge of the clock, the appropriate output is driven high. The end of the pulse is controlled by the PWM comparator, current limit comparator, or the overcurrent comparator.


Normally the PWM comparator senses a ramp crossing a control voltage (error amplifier output) and terminates the pulse. Leading edge blanking (LEB) causes the PWM comparator to be ignored for a fixed amount of time after the start of the pulse. This allows noise inherent with switched mode power conversion to be rejected. The PWM ramp input may not require any filtering as result of leading edge blanking.

To program a leading edge blanking (LEB) period, connect a capacitor, C, to CLK/LEB. The discharge time set by C and the internal 10-k Ω resistor determines the blanked interval. The 10-k Ω resistor has a 10% tolerance. For more accuracy, an external 2-k Ω 1% resistor (R) can be added, resulting in an equivalent resistance of 1.66 k Ω with a tolerance of 2.4%. The design equation is:

 $t_{I FB} = 0.5 \times (R \parallel 10 \text{ k}\Omega) \times C$

Values of R less than 2 k Ω should not be used.

Leading edge blanking is also applied to the current limit comparator. After LEB, if the ILIM pin exceeds the 1-V threshold, the pulse is terminated. The overcurrent comparator, however, is not blanked. It catches catastrophic overcurrent faults without a blanking delay. Any time the ILIM pin exceeds 1.2 V, the fault latch is set and the outputs driven low. For this reason, some noise filtering may be required on the ILIM pin.



UDG-95105

Figure 4. Leading Edge Blanking Operational Waveforms

UVLO, SOFT-START AND FAULT MANAGEMENT

Soft-start is programmed by a capacitor on the SS pin. At power up, SS is discharged. When SS is low, the error amplifier output is also forced low. While the internal 9- μ A source charges the SS pin, the error amplifier output follows until closed loop regulation takes over.

Copyright © 2009, Texas Instruments Incorporated



www.ti.com

SLYS8码ALJANUARY 2008-REVISED ABRIL 2009

Anytime ILIM exceeds 1.2 V, the fault latch is set and the output pins are driven low. The soft-start cap is then discharged by a $250-\mu$ A current sink. No more output pulses are allowed until soft-start is fully discharged and ILIM is below 1.2 V. At this point the fault latch resets and the chip executes a soft-start.

Should the fault latch get set during soft-start, the outputs are immediately terminated, but the soft-start capacitor does not discharge until it has been fully charged first. This results in a controlled hiccup interval for continuous fault conditions.





Figure 5. Soft-Start and Fault Waveforms

ACTIVE LOW OUTPUTS DURING UVLO

The UVLO function forces the outputs to be low and considers both VCC and VREF before allowing the chip to operate.





<u>₩豐铈ᅃC1825へ SP"供应商</u>

CONTROL METHODS




Figure 8. Control Methods

SYNCHRONIZATION

The oscillator can be synchronized by an external pulse inserted in series with the timing capacitor. Program the free running frequency of the oscillator to be 10% to 15% slower than the desired synchronous frequency. The pulse width should be greater than 10 ns and less than half the discharge time of the oscillator. The rising edge of the CLK/LEB pin can be used to generate a synchronizing pulse for other chips. Note that the CLK/LEB pin no longer accepts an incoming synchronizing signal.




Figure 11. Operational Waveforms

SL型器码ACTANUARY 2008 中时的空間

HIGH CURRENT OUTPUTS

Each totem pole output of the UC1825A can deliver a 2-A peak current into a capacitive load. The output can slew a 1000-pF capacitor by 15 V in approximately 20 ns. Separate collector supply (VC) and power ground (PGND) pins help decouple the device's analog circuitry from the high-power gate drive noise. The use of 3-A Schottky diodes (1N5120, USD245, or equivalent) as shown in the Figure 13 from each output to both VC and PGND are recommended. The diodes clamp the output swing to the supply rails, necessary with any type of inductive/capacitive load, typical of a MOSFET gate. Schottky diodes must be used because a low forward voltage drop is required. DO NOT USE standard silicon diodes.




Figure 12. Power MOSFET Drive Circuit

GROUND PLANES

Each output driver of these devices is capable of 2-A peak currents. Careful layout is essential for correct operation of the chip. A ground plane must be employed. A unique section of the ground plane must be designated for high di/dt currents associated with the output stages. This point is the power ground to which the PGND pin is connected. Power ground can be separated from the rest of the ground plane and connected at a single point, although this is not necessary if the high di/dt paths are well understood and accounted for. VCC should be bypassed directly to power ground with a good high frequency capacitor. The sources of the power MOSFET should connect to power ground as should the return connection for input power to the system and the bulk input capacitor. The output should be clamped with a high current Schottky diode to both VCC and PGND. Nothing else should be connected to power ground.

VREF should be bypassed directly to the signal portion of the ground plane with a good high frequency capacitor. Low ESR/ESL ceramic 1-mF capacitors are recommended for both VCC and VREF. All analog circuitry should likewise be bypassed to the signal ground plane.










Figure 13. Ground Planes Diagram

OPEN LOOP TEST CIRCUIT

This test fixture is useful for exercising many functions of this device family and measuring their specifications. As with any wideband circuit, careful grounding and bypass procedures should be followed. The use of a ground plane is highly recommended.




Figure 14. Open Loop Test Circuit Schematic

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-8768102V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-8768102VEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
5962-8768105VEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1825A-SP :

Catalog: UC1825A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

J (R-GDIP-T**)

14 LEADS SHOWN

PINS ** 20 14 16 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 0.960 .840 1.060 B MAX (19,94) (21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.300 0.310 C MAX (7,62) (7, 62)(7,87) (7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6,22) (6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) Α 0.015 (0,38) 0.200 (5,08) MAX ¥ Seating Plane ↑ 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0"-15" 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

CERAMIC DUAL IN-LINE PACKAGE


<u> 查询"UC1825A-SP"供应商</u>

FK (S-CQCC-N**)

MLCC006B - OCTOBER 1996

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



查询"UC1825A-SP"供应商

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated