

REVISIONS

| LTR | DESCRIPTION                            | DATE (YR-MO-DA) | APPROVED |
|-----|--|-----------------|----------|
|     | <a href="#">查询"5962-9851301NTB"供应商</a> |                 |          |

|                      |    |    |    |       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|----------------------|----|----|----|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| REV                  |    |    |    |       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| SHEET                | 35 | 36 | 37 | 38    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| REV                  |    |    |    |       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| SHEET                | 15 | 16 | 17 | 18    | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 26 | 28 | 29 | 30 | 31 | 32 | 33 | 34 |    |
| REV STATUS OF SHEETS |    |    |    | REV   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|                      |    |    |    | SHEET |    |    |    | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 |

|   |                                   |  |                           |                   |
|---|-----------------------------------|--|---------------------------|-------------------|
| PMIC N/A  | PREPARED BY<br>Kenneth Rice       | <b>DEFENSE SUPPLY CENTER COLUMBUS</b><br>COLUMBUS, OHIO 43216<br><a href="http://www.dscclia.mil">http://www.dscclia.mil</a> |                           |                   |
| <p align="center"><b>STANDARD MICROCIRCUIT DRAWING</b></p> <p>THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE</p> <p align="center">AMSC N/A</p> | CHECKED BY<br>Jeff Bowling        | MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 13000 GATE PROGRAMMABLE LOGIC ARRAY, MONOLITHIC SILICON                                 |                           |                   |
|   | APPROVED BY<br>Raymond Monnin     |  |                           |                   |
|   | DRAWING APPROVAL DATE<br>98-12-16 | SIZE<br><b>A</b>   | CAGE CODE<br><b>67268</b> | <b>5962-98513</b> |
|   | REVISION LEVEL                    | SHEET 1 OF 38  |                           |                   |

DSCC FORM 2233  
APR 97


5962-E031-99

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing documents three product assurance class levels consisting of space application (device class V), high reliability (device classes M and Q), and nontraditional performance environment (device class N). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. For device class N, the user is cautioned to assure that the device is appropriate for the application environment.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 RHA designator. Device classes N, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

| <u>Device type</u> | <u>Generic number</u> | <u>Circuit function</u>       | <u>Access time</u> |
|--------------------|-----------------------|-------------------------------|--------------------|
| 01                 | XQ4013XL-3            | 13000 gate programmable array | 3.0 ns             |

1.2.3 Device class designator. The device class designator shall be a single letter identifying the product assurance level as follows:

| <u>Device class</u> | <u>Device requirements documentation</u>  |
|---------------------|---|
| M                   | Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A |
| N                   | Certification and qualification to MIL-PRF-38535 with a non-traditional performance environment encapsulated in plastic                                   |
| Q or V              | Certification and qualification to MIL-PRF-38535  |

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835, JEDEC Publication 95, and as follows:

| <u>Outline letter</u> | <u>Descriptive designator</u>      | <u>Terminals</u> | <u>Package style</u>                                  |
|-----------------------|------------------------------------|------------------|---|
| X                     | CMGA10-P223                        | 223              | Pin grid array package                                |
| Y                     | See figure 1                       | 228              | Quad flat package                                     |
| Z                     | See figure 1                       | 228              | Quad flat package                                     |
| U                     | PBGA-B-256<br>(JEDEC MO-151-BAL-2) | 256              | Ball grid array with four rows on each side (plastic) |
| T                     | PQFP-G-240<br>(JEDEC MS-029-GA )   | 240              | Quad flat package                                     |

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.

|   |                  |                |                   |
|---|------------------|----------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b> |
|   |                  | REVISION LEVEL | SHEET<br><b>2</b> |

1.3 Absolute maximum ratings. 1/ 2/

|   |       |                        |
|---|-------|------------------------|
| Supply voltage range to ground potential ( $V_{CC}$ )     | ----- | -0.5 V dc to +4.0 V dc |
| DC input voltage range ( $V_{IH}$ )                       | ----- | -0.5 V to 5.5V         |
| Voltage applied to three-state output ( $V_{TS}$ )        | ----- | -0.5 V to 5.5V         |
| Lead temperature (soldering, 10 seconds)                  | ----- | +260EC                 |
| Power dissipation (PD)                                    | ----- | 2.0 W                  |
| Thermal resistance, junction-to-case ( $1 \theta_{JC}$ ): |       |                        |
| Case outline X  | ----- | See MIL-STD-1835       |
| Case outlines Y, Z  | ----- | 20EC/W 3/              |
| Case outlines U   | ----- | 0.8EC/W 3/             |
| Case outlines T   | ----- | 1.5EC/W 3/             |
| Junction temperature ( $T_J$ ) for ceramic packages       | ----- | +150EC 4/              |
| Junction temperature ( $T_J$ ) for plastic packages       | ----- | +125EC 4/              |
| Storage temperature range                                 | ----- | -65EC to +150EC        |

1.4 Recommended operating conditions.

|   |       |  |
|---|-------|--|
| Supply voltage relative to ground ( $V_{CC}$ )    | ----- | +3.0 V dc minimum to +3.6 V dc maximum |
| Input high voltage ( $V_{IH}$ )                   | ----- | 50% of $V_{CC}$ to 5.5 V               |
| Input low voltage ( $V_{IL}$ )                    | ----- | 0V to 30% of $V_{CC}$                  |
| Maximum input signal transition time ( $t_{IN}$ ) | ----- | 250 ns                                 |
| Case operating temperature range ( $T_C$ )        | ----- | -55EC to +125EC                        |
| Junction operating temperature range ( $T_J$ )    | ----- | -55EC to +125EC for Plastic packages   |

1.5 Digital logic testing for device classes N, Q and V.

|   |       |              |
|---|-------|--------------|
| Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) | ----- | 99.9 percent |
|---|-------|--------------|

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

- MIL-STD-883 - Test Method Standard Microcircuits.
- MIL-STD-973 - Configuration Management.
- MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

- MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).
- MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

- 1/ All voltage values in this drawing are with respect to  $V_{SS}$
- 2/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 3/ When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.
- 4/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

|   |                  |                |                   |
|---|------------------|----------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b> |
|   |                  | REVISION LEVEL | SHEET<br><b>3</b> |

2.2 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

**AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)**

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

**ELECTRONICS INDUSTRIES ALLIANCE (EIA)**

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

JEDEC Publication 95 - Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronics Industries Alliance, 2500 Wilson Blvd., Arlington, VA 22201.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

**3. REQUIREMENTS**

3.1 Item requirements. The individual item requirements for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes N, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Logic block diagram. The logic block diagram shall be as specified on figure 3.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

|   |                   |                       |                    |
|---|-------------------|-----------------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                       | <b>5962-98513</b>  |
|   |                   | <b>REVISION LEVEL</b> | <b>SHEET<br/>4</b> |

3.5.1 Certification/compliance mark. The certification mark for device classes N, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

查询"5962-9851301NTB"供应商

3.6 Certificate of compliance. For device classes N, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes N, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes N, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. For device classes N, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. For device classes N, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- c. Interim and final electrical parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes N, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-PRF-38535.

|   |                   |                |                   |
|---|-------------------|----------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b> |
|   |                   | REVISION LEVEL | SHEET<br><b>5</b> |

TABLE I. Electrical performance characteristics.

| Test   | Symbol  | Conditions<br>3.0#V <sub>CC</sub> #3.6V<br>(-55EC#T <sub>C</sub> #+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> #+125EC for<br>plastic packages) | Group<br>A<br>Subgroups                            | Device<br>Types | Limits     |            | Units |
|--|---|---|--|-----------------|------------|------------|-------|
|  |   |   |  |                 | Min        | Max        |       |
| High-level output voltage  | VOH   | IOH = -4 mA, VCC=min<br>(LVTTTL)  | 1, 2, 3  | 01              | 2.4        |            | V     |
| High-level output voltage  |   | IOH = -500 FA, VCC= min<br>(LVCMOS)   | 1, 2, 3  | 01              | 90%<br>VCC |            | V     |
| Low-level output voltage   | VOL   | IOL = 12 mA, VCC=min<br>(LVTTTL) 1/   | 1, 2, 3  | 01              |            | 0.4        | V     |
| Low-level output voltage   |   | IOL = 1500 FA, VCC=min<br>(LVCMOS)  | 1, 2, 3  | 01              |            | 10%<br>VCC | V     |
| Data Retention Supply<br>Voltage ( below which<br>configuration data may be<br>lost) | VDR   | (Read back mode only)   | 1, 2, 3  | 01              | 2.5        |            | V     |
| Quiescent FPGA Supply<br>current<br>2/   | ICCO  |   | 1, 2, 3  | 01              |            | 10         | mA    |
| Input or output leakage<br>current   | IL  |   | 1, 2, 3  | 01              | -10        | +10        | FA    |
| Input<br>capacitance<br>(sample tested)  | U and T<br>case<br>outlines<br><br>X, Y, Z,<br>case<br>outlines | C <sub>IN</sub> ,<br>C <sub>OUT</sub>   | See 4.4.1e, f = 1.0 Mhz,<br>V <sub>OUT</sub> = 0 V | 4               | 01         | 10         | pf    |
|  |   |   |  |                 |            | 16         | pf    |
| Pad pull-up ( when selected )  | IRPU  | VIN = 0V ( sample tested )  | 1, 2, 3  | 01              | 0.02       | 0.25       | mA    |
| Pad pull-down ( when<br>selected)  | IRPD  | VIN = 3.6V<br>(sample tested)   | 1, 2, 3  | 01              | 0.02       | 0.15       | mA    |
| Horizontal Longline pull-up<br>(when selected) @ logic Low                           | IRLL  |   | 1, 2, 3  | 01              | 0.3        | 2.0        | mA    |
| Functional test  | FT  | See 4.4.1c  | 7, 8A, 8B  | 01              |            |            |       |

See notes at end of table.

|   |                   |                |                   |
|---|-------------------|----------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b> |
|   |                   | REVISION LEVEL | SHEET<br><b>6</b> |

TABLE I. Electrical performance characteristics.

| Test  | Symbol | Conditions<br>3.0#Vcc#3.6V<br>(-55EC#T <sub>C</sub> #+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> #+125EC for<br>plastic packages) | Group<br>A<br>Subgroups | Device<br>Types | Limits            |     | Units |
|---|--------|--|-------------------------|-----------------|-------------------|-----|-------|
|   |        |  |                         |                 | Min               | Max |       |
| Wide Decoder Switching Characteristic Guidelines  |        |  |                         |                 |                   |     |       |
| Full length, two pull-ups,<br>inputs from IOB I-pins <u>3/</u>  | TWAF2  | See figure 4 as applicable<br><u>4/ 5/</u>   | 9, 10, 11               | 01              |                   | 9.1 | ns    |
| Half length, two pull-ups,<br>inputs from IOB I-pins <u>3/</u>  | TWAO2  |  |                         |                 |                   | 6.5 |       |
| CLB Switching Characteristic Guidelines   |        |  |                         |                 |                   |     |       |
| Combinatorial Delays  |        |  |                         |                 |                   |     |       |
| F/G inputs to X/Y outputs   | TILO   | See figures 3 and 4 as<br>applicable<br><u>4/ 5/</u>   | 9, 10, 11               | 01              |                   | 1.6 | ns    |
| F/G inputs via H' to X/Y<br>outputs   | TIHO   |  |                         |                 |                   | 2.7 |       |
| F/G inputs via transparent<br>latch to Q outputs  | TITO   | See figures 3 and 4 as<br>applicable <u>6/</u>   |                         |                 |                   | 2.9 |       |
| C inputs via SR/HO via H to<br>X/Y outputs  | THH0O  | See figures 3 and 4 as<br>applicable <u>4/ 5/</u>  |                         |                 |                   | 2.5 |       |
| C inputs via HI via H to X/Y<br>outputs   | THH1O  |  |                         |                 |                   | 2.4 |       |
| C inputs via DIN/H2 via H to<br>X/Y outputs   | THH2O  |  |                         |                 |                   | 2.5 |       |
| C inputs via EC, DIN/H2 to<br>YQ, XQ output ( bypass )  | TCBYP  |  |                         |                 |                   |     |       |
| CLB Fast Carry Logic  |        |  |                         |                 |                   |     |       |
| Operand inputs ( F1, F2, G1,<br>G4 ) to COUT  | TOPCY  | See figure 3 as applicable<br><u>6/</u>  | 9, 10, 11               | 01              |                   | 2.7 | ns    |
| Add/Subtract input (F3) to<br>COUT  | TASCY  | See figure 3 as applicable<br><u>6/</u>  |                         |                 |                   | 3.3 |       |
| Initialization inputs ( F1,F3 )<br>to COUT  | TINCY  | See figure 3 as<br>applicable <u>4/ 5/</u>   |                         |                 |                   | 2.0 |       |
| CIN through function<br>generators to X/Y outputs   | TSUM   | See figure 3 as applicable<br><u>4/ 5/</u>   |                         |                 |                   | 2.8 |       |
| CIN to COUT, bypass<br>function generators  | TBYP   | See figure 3 as applicable<br><u>6/</u>  |                         |                 |                   | 0.3 |       |
| Sequential Delays   |        |  |                         |                 |                   |     |       |
| Clock K to Flip-Flop outputs<br>Q   | TCKO   | See figures 3 and 4 as<br>applicable <u>4/ 5/</u>  | 9, 10, 11               | 01              |                   | 2.1 | ns    |
| Clock K to Latch outputs Q  | TCKLO  | See figure 3 <u>6/</u>   |                         |                 |                   | 2.1 |       |
| See notes at end of table.  |        |  |                         |                 |                   |     |       |
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> |        |  | SIZE<br><b>A</b>        |                 | 5962-98513        |     |       |
|   |        |  | REVISION LEVEL          |                 | SHEET<br><b>7</b> |     |       |

DSCC FORM 2234  
APR 97

TABLE I. Electrical performance characteristics.

| Test  | Symbol | Conditions<br>3.0#Vcc#3.6V<br>(-55EC#T <sub>C</sub> #+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> #+125EC for<br>plastic packages) | Group<br>A<br>Subgroups | Device<br>Types | Limits |     | Units |
|---|--------|--|-------------------------|-----------------|--------|-----|-------|
|   |        |  |                         |                 | Min    | Max |       |
| Setup Time before Clock K                   |        |  |                         |                 |        |     |       |
| F/G inputs                                  | TICK   | See figure 3 6/  | 9, 10, 11               | 01              | 1.1    |     | ns    |
| F/G inputs via H                            | TIHCK  |  |                         |                 | 2.2    |     | ns    |
| C inputs via H0 through H                   | THH0CK |  |                         |                 | 2      |     | ns    |
| C inputs via H1 through H                   | THH1CK |  |                         |                 | 1.9    |     | ns    |
| C inputs via H2 through H                   | THH2CK |  |                         |                 | 2      |     | ns    |
| C inputs Via DIN                            | TDICK  |  |                         |                 | 0.9    |     | ns    |
| C inputs via EC                             | TECCK  |  |                         |                 | 1      |     | ns    |
| C inputs via S/R, going Low<br>( inactive ) | TRCK   |  |                         |                 | 0.6    |     | ns    |
| CIN input via F/G                           | TCKK   |  |                         |                 | 2.3    |     | ns    |
| CIN input via F/G and H                     | TCHCK  |  |                         |                 | 3.4    |     | ns    |
| Hold Time after Clock K                     |        |  |                         |                 |        |     |       |
| F/G inputs                                  | TCKI   | See figure 3 6/  | 9, 10, 11               | 01              | 0      |     | ns    |
| F/G inputs via H                            | TCKIH  |  |                         |                 | 0      |     | ns    |
| C inputs via SR/HO through H                | TCKHH0 |  |                         |                 | 0      |     | ns    |
| C inputs via H1 through H                   | TCKHH1 |  |                         |                 | 0      |     | ns    |
| C inputs via DIN/H2 through H               | TCKHH2 |  |                         |                 | 0      |     | ns    |
| C inputs via DIN/H2                         | TCKDI  |  |                         |                 | 0      |     | ns    |
| C inputs via EC                             | TCKEC  |  |                         |                 | 0      |     | ns    |
| C inputs via SR, going Low<br>( inactive )  | TCKR   |  |                         |                 | 0      |     | ns    |

See notes at end of table.

|   |                   |                |                   |
|---|-------------------|----------------|-------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b> |
|   |                   | REVISION LEVEL | SHEET<br><b>8</b> |



TABLE I. Electrical performance characteristics.

| Test<br><a href="#">查询"5962-9851301NTE"供应商</a>  | Symbol | Conditions<br>3.0#Vcc#3.6V<br>(-55EC#T <sub>C</sub> ##+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> ##+125EC for<br>plastic packages) | Group<br>A<br>Subgroups | Device<br>Types   | Limits |                   | Units |
|---|--------|--|-------------------------|-------------------|--------|-------------------|-------|
|   |        |  |                         |                   | Min    | Max               |       |
| Clock   |        |  |                         |                   |        |                   |       |
| Clock High time   | TCH    | See figure 3 <u>6/</u>   | 9, 10, 11               | 01                | 3      |                   | ns    |
| Clock Low time  | TCL    |  |                         |                   | 3      |                   | ns    |
| Set/Reset Direct  |        |  |                         |                   |        |                   |       |
| Width ( High)   | TRPW   | See figure 3 <u>6/</u>   | 9, 10, 11               | 01                | 3      |                   | ns    |
| Delay from C inputs via S/R,<br>going High to Q   | TRIO   |  |                         |                   |        | 3.7               | ns    |
| Global Set/Reset  |        |  |                         |                   |        |                   |       |
| Minimum GSR Pulse Width   | TMRW   | See figure 3 <u>6/</u>   | 9, 10, 11               | 01                | 19.8   |                   | ns    |
| Delay from GSR input to any<br>Q  | TMRQ   |  |                         |                   |        | 15.9              | ns    |
| Delay from GSR input to any<br>Pad  | TRPO   |  |                         |                   |        | 20.5              | ns    |
| Toggle Frequency ( MHz )<br><u>7/</u>   | FTOG   |  |                         |                   |        | 166               | MHz   |
| Propogation Delays  |        |  |                         |                   |        |                   |       |
| Clock ( OK ) to Pad   | TOKPOF | See figure 3 <u>6/</u>   | 9, 10, 11               | 01                |        | 5                 | ns    |
| Output ( O ) to Pad   | TOPF   |  |                         |                   |        | 4.1               |       |
| 3 state to Pad hi-Z ( slew-<br>rate independent )   | TTSHZ  |  |                         |                   |        | 4.4               |       |
| 3-state to Pad active and<br>valid  | TTSONF |  |                         |                   |        | 4.1               |       |
| Output ( O ) to Pad via Fast<br>Output MUX  | TOFPF  |  |                         |                   |        | 5.5               |       |
| Setup and Hold Times  |        |  |                         |                   |        |                   |       |
| Output ( O ) to clock (OK)<br>setup time  | TOOK   | See figure 3 <u>6/ 8/</u>  | 9, 10, 11               | 01                | 0.5    |                   |       |
| Output ( O ) to clock (OK)<br>hold time   | TOKO   |  |                         |                   | 0      |                   |       |
| Clock Enable ( EC ) to clock<br>(OK) setup  | TECOK  |  |                         |                   | 0      |                   |       |
| Clock Enable ( EC ) to clock<br>(OK) hold   | TOKEC  |  |                         |                   | 0.3    |                   |       |
| See notes at end of table.  |        |  |                         |                   |        |                   |       |
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> |        |  |                         | <b>SIZE<br/>A</b> |        | <b>5962-98513</b> |       |
|   |        |  |                         | REVISION LEVEL    |        | SHEET<br><b>9</b> |       |

DSCC FORM 2234  
APR 97

TABLE I. Electrical performance characteristics.

| Test  | Symbol  | Conditions<br>3.0#Vcc#3.6V<br>(-55EC#T <sub>C</sub> #+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> #+125EC for<br>plastic packages) | Group<br>A<br>Subgroups | Device<br>Types | Limits             |      | Units |
|---|---------|--|-------------------------|-----------------|--------------------|------|-------|
|   |         |  |                         |                 | Min                | Max  |       |
| Slew Rate Adjustment  |         |  |                         |                 |                    |      |       |
| for output SLOW option add  | TSLOW   | 6/   | 9, 10 11                | 01              |                    | 3    | ns    |
| BENCHMARK PATTERNS (100% Tested ) Conditions  |         |  |                         |                 |                    |      |       |
| Core + TILO+TIHO  | TILHO1  | See figure 4 as applicable<br>4/ 5/ 9/   | 9, 10, 11               | 01              |                    | 51.7 | ns    |
| Core + TILO+TIHO  | TILHO2  |  |                         |                 | 51.8               |      |       |
| Core + TILO+TIHO  | TILHO3  |  |                         |                 | 52                 |      |       |
| Core + TILO+TIHO  | TILHO4  |  |                         |                 | 51.9               |      |       |
| Core + TILO+TIHO  | TILHO5  |  |                         |                 | 52.9               |      |       |
| Core + THH00 + THECQO   | THH00   |  |                         |                 | 82.3               |      |       |
| Core + THH10 + THH2QO   | THH10   |  |                         |                 | 85.7               |      |       |
| Core + THH20 + THELQO   | THH20   |  |                         |                 | 81.6               |      |       |
| Core + TINCY + TSUM   | CRY1    |  |                         |                 | 68.4               |      |       |
| Local Line Patterns   |         |  |                         |                 |                    |      |       |
| Core + Local Line 1   | LOCAL 1 | See figure 4 as applicable<br>4/ 5/ 9/   | 9, 10, 11               | 01              |                    | 93.6 | ns    |
| Core + Local Line 2   | LOCAL 2 |  |                         |                 | 102.9              |      |       |
| Core + Local Line 3   | LOCAL 3 |  |                         |                 | 105.2              |      |       |
| Core + Local Line 4   | LOCAL 4 |  |                         |                 | 107.3              |      |       |
| Core + Local Line 5   | LOCAL 5 |  |                         |                 | 124.3              |      |       |
| Core + Local Line 6   | LOCAL 6 |  |                         |                 | 115.8              |      |       |
| Core + Local Line 7   | LOCAL 7 |  |                         |                 | 102.5              |      |       |
| Core + Local Line 8   | LOCAL 8 |  |                         |                 | 97.7               |      |       |
| Core + Local Double Line 1  | DBL 1   |  |                         |                 | 84.5               |      |       |
| Core + Local Double Line 2  | DBL 2   |  |                         |                 | 86                 |      |       |
| Core + Horizontal Quad A  | QHA     |  |                         |                 | 131.9              |      |       |
| Core + Horizontal Quad B  | QHB     |  |                         |                 | 140.7              |      |       |
| Core + Horizontal Quad C  | QHC     |  |                         |                 | 138.2              |      |       |
| Core + Verticle Quad A  | QVA     |  |                         |                 | 136.8              |      |       |
| Core + Verticle Quad B  | QVB     |  |                         |                 | 139.2              |      |       |
| Core + Verticle Quad C  | QVC     |  |                         |                 | 137                |      |       |
| See notes at end of table.  |         |  |                         |                 |                    |      |       |
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> |         |  | SIZE<br><b>A</b>        |                 | 5962-98513         |      |       |
|   |         |  | REVISION LEVEL          |                 | SHEET<br><b>10</b> |      |       |

DSCC FORM 2234  
APR 97

TABLE I. Electrical performance characteristics.

| Test<br><a href="#">查询"5962-9851301NTB"供应商</a> | Symbol | Conditions<br>3.0#Vcc#3.6V<br>(-55EC#T <sub>C</sub> #+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> #+125EC for<br>plastic packages) | Group<br>A<br>Subgroups | Device<br>Types | Limits |       | Units |
|--|--------|--|-------------------------|-----------------|--------|-------|-------|
|  |        |  |                         |                 | Min    | Max   |       |
| Long-Line patterns                             |        |  |                         |                 |        |       |       |
| Core + Horizontal Long Line 1                  | HLL1   | See figure 4 as applicable<br><u>4/ 5/ 9/</u>  | 9, 10, 11               | 01              |        | 74.9  | ns    |
| Core + Horizontal Long Line 2                  | HLL2   |  |                         |                 |        | 119.2 |       |
| Core + Horizontal Long Line 3                  | HLL3   |  |                         |                 |        | 93.4  |       |
| Core + Horizontal Long Line 4                  | HLL4   |  |                         |                 |        | 76.5  |       |
| Core + Horizontal Long Line 5                  | HLL5   |  |                         |                 |        | 111.2 |       |
| Core + Horizontal Long Line 6                  | HLL6   |  |                         |                 |        | 108.2 |       |
| Core + Vertical Long Line 1                    | VLL1   |  |                         |                 |        | 58.8  |       |
| Core + Vertical Long Line 2                    | VLL2   |  |                         |                 |        | 59.5  |       |
| Core + Vertical Long Line 3                    | VLL3   |  |                         |                 |        | 62.1  |       |
| Core + Vertical Long Line 4                    | VLL4   |  |                         |                 |        | 62.6  |       |
| Core + Vertical Long Line 5                    | VLL5   |  |                         |                 |        | 60    |       |
| Core + Vertical Long Line 6                    | VLL6   |  |                         |                 |        | 60.8  |       |
| Core + Vertical Long Line 7                    | VLL7   |  |                         |                 |        | 63.1  |       |
| Core + Vertical Long Line 8                    | VLL8   |  |                         |                 |        | 62.4  |       |
| Core + Vertical Long Line 9                    | VLL9   |  |                         |                 |        | 63.4  |       |
| Core + Vertical Long Line 10                   | VLL10  |  |                         |                 |        | 61.4  |       |
| Core + Horizontal Long Line 1 ( Loaded )       | HLL1_L |  |                         |                 |        | 105.5 |       |
| Core + Horizontal Long Line 2 ( Loaded )       | HLL2_L |  |                         |                 |        | 163.2 |       |
| Core + Horizontal Long Line 3 ( Loaded )       | HLL3_L |  |                         |                 |        | 131.3 |       |
| Core + Horizontal Long Line 4 ( Loaded )       | HLL4_L |  |                         |                 |        | 106   |       |
| Core + Horizontal Long Line 5 ( Loaded )       | HLL5_L |  | 151.6                   |                 |        |       |       |
| Core + Horizontal Long Line 6 ( Loaded )       | HLL6_L |  | 154.9                   |                 |        |       |       |

See notes at end of table.

|   |                   |                |                    |
|---|-------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b>  |
|   |                   | REVISION LEVEL | SHEET<br><b>11</b> |

TABLE I. Electrical performance characteristics.

| Test  | Symbol  | Conditions<br>3.0#V <sub>cc</sub> #3.6V<br>(-55EC#T <sub>C</sub> ##+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> ##+125EC for<br>plastic packages) | Group<br>A<br>Subgroups | Device<br>Types   | Limits |                    | Units |
|---|---------|---|-------------------------|-------------------|--------|--------------------|-------|
|   |         |   |                         |                   | Min    | Max                |       |
| Core + Vertical Long Line 1<br>( Loaded )   | VLL1_L  | See figure 4 as applicable<br><u>4/ 5/ 9/</u>   | 9, 10, 11               | 01                |        | 80.9               | ns    |
| Core + Vertical Long Line 2 ( Loaded )  | VLL2_L  |   |                         |                   |        | 75.5               |       |
| Core + Vertical Long Line 3 ( Loaded )  | VLL3_L  |   |                         |                   |        | 77.3               |       |
| Core + Vertical Long Line 4 ( Loaded )  | VLL4_L  |   |                         |                   |        | 80.3               |       |
| Core + Vertical Long Line 5 ( Loaded )  | VLL5_L  |   |                         |                   |        | 74.8               |       |
| Core + Vertical Long Line 6 ( Loaded )  | VLL6_L  |   |                         |                   |        | 78.1               |       |
| Core + Vertical Long Line 7 ( Loaded )  | VLL7_L  |   |                         |                   |        | 79.4               |       |
| Core + Vertical Long Line 8 ( Loaded )  | VLL8_L  |   |                         |                   |        | 80                 |       |
| Core + Vertical Long Line 9 ( Loaded )  | VLL9_L  |   |                         |                   |        | 70.7               |       |
| Core + Vertical Long Line 10 ( Loaded )   | VLL10_L |   |                         |                   |        | 77                 |       |
| Clock Patterns  |         |   |                         |                   |        |                    |       |
| Global Low Skew Clock   | GLS     | See figure 4 as applicable<br><u>4/ 5/</u>  | 9, 10, 11               | 01                |        | 53.1               | ns    |
| Global Early Clock  | GE      |   |                         |                   |        | 112.1              |       |
| KX Clock Line   | KX_K    |   |                         |                   |        | 113.7              |       |
| Edge Line Patterns  |         |   |                         |                   |        |                    |       |
| Core + Edge Long Line   | EDGELL  | See figure 4 as applicable.<br><u>4/ 5/</u> and <u>9/</u> where<br>applicable)  | 9, 10, 11               | 01                |        | 117.4              | ns    |
| Octal 1   | OCTAL 1 |   |                         |                   |        | 60.4               |       |
| Core + Top Edge Double Line   | T_EDBL  |   |                         |                   |        | 44.7               |       |
| Core + Left Edge Double Line  | L_EDBL  |   |                         |                   |        | 40.2               |       |
| Core + Bottom Edge Double Line  | B_EDBL  |   |                         |                   |        | 42.8               |       |
| See notes at end of table.  |         |   |                         |                   |        |                    |       |
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> |         |   |                         | <b>SIZE<br/>A</b> |        | <b>5962-98513</b>  |       |
|   |         |   |                         | REVISION LEVEL    |        | SHEET<br><b>12</b> |       |

DSCC FORM 2234  
APR 97

TABLE I. Electrical performance characteristics.

| Test  | Symbol           | Conditions<br>3.0#Vcc#3.6V<br>(-55EC#T <sub>C</sub> #+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> #+125EC for<br>plastic packages) | Group<br>A<br>Subgroups | Device<br>Types | Limits             |       | Units |
|---|------------------|--|-------------------------|-----------------|--------------------|-------|-------|
|   |                  |  |                         |                 | Min                | Max   |       |
| Core +Right Edge Double<br>Line   | R_EDBL           | See figure 4 as applicable<br><u>4/ 5/</u> and ( <u>9/</u> where<br>applicable)  | 9, 10, 11               | 01              |                    | 41.6  | ns    |
| Top Left Half Wide<br>Decoder   | TL_HWD2          |  |                         |                 |                    | 39.6  |       |
| Top Right Half Wide<br>Decoder  | TR_HWD2          |  |                         |                 |                    | 66.7  |       |
| Full Wide Decoder   | R_WD2            |  |                         |                 |                    | 53    |       |
| Buffer Patterns   |                  |  |                         |                 |                    |       |       |
| Full Length Tbuf at HLL3  | F_TBUF3          | See figure 4 as applicable<br><u>4/ 5/</u>   | 9, 10, 11               | 01              |                    | 94.1  | ns    |
| Full Length Tbuf at HLL4  | F_TBUF4          |  |                         |                 |                    | 84.7  |       |
| Left Half Length Tbuf at<br>HLL3 with 4 Pullup  | L_TBUF3_4        |  |                         |                 |                    | 65.8  |       |
| Left Half Length Tbuf at<br>HLL4 with 4 Pullup  | L_TBUF4_4        |  |                         |                 |                    | 62.5  |       |
| Left Half Length Tbuf at<br>HLL3 with 1 Pullup  | L_TBUF3_1        |  |                         |                 |                    | 115.8 |       |
| Left Half Length Tbuf at<br>HLL4 with 1 Pullup  | L_TBUF4_1        |  |                         |                 |                    | 107.3 |       |
| Right Half Length Tbuf at<br>HLL3 with 4 Pullup   | R_TBUF3_4        |  |                         |                 |                    | 67.2  |       |
| Right Half Length Tbuf at<br>HLL4 with 4 Pullup   | R_TBUF4_4        |  |                         |                 |                    | 62.5  |       |
| Right Half Length Tbuf at<br>HLL3 with 1 Pullup   | R_TBUF3_1        |  |                         |                 |                    | 115.6 |       |
| Right Half Length Tbuf at<br>HLL4 with 1 Pullup   | R_TBUF4_1        |  |                         |                 |                    | 107.7 |       |
| Clock/Setup/Hold Patterns   |                  |  |                         |                 |                    |       |       |
| GLS Clock Setup   | SETUP_GLS        | See figure 4 as applicable<br><u>4/ 5/</u>   | 9, 10, 11               | 01              | 6.4                |       | ns    |
| GE Clock Setup  | SETUP_GE         |  |                         |                 | 6.4                |       |       |
| GLS Clock Hold  | HOLD_GLS         |  |                         |                 | 0                  |       |       |
| GE Clock Hold   | HOLD_GE          |  |                         |                 | 0                  |       |       |
| GE Clock Hold   | TCKO_GLS_<br>POS |  |                         |                 |                    | 8.5   |       |
| See notes at end of table.  |                  |  |                         |                 |                    |       |       |
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> |                  |  | SIZE<br><b>A</b>        |                 | <b>5962-98513</b>  |       |       |
|   |                  |  |                         | REVISION LEVEL  | SHEET<br><b>13</b> |       |       |

DSCC FORM 2234  
APR 97

TABLE I. Electrical performance characteristics.

| Test  | Symbol         | Conditions<br>3.0#V <sub>cc</sub> #3.6V<br>(-55EC#T <sub>C</sub> #+125EC for ceramic packages)<br>(-55EC#T <sub>J</sub> #+125EC for plastic packages) | Group A Subgroups | Device Types | Limits            |      | Units     |
|---|----------------|---|-------------------|--------------|-------------------|------|-----------|
|   |                |   |                   |              | Min               | Max  |           |
| GLS Clock To Out ( rise )   | TCKO_GLS_NEG   | See figure 4 as applicable 4/ 5/  | 9, 10, 11         | 01           |                   | 8.5  | ns        |
| GLS Clock To Out ( fall )   | TCKO_GE_POS    |   |                   |              |                   | 8.5  |           |
| GE Clock To Out ( fall )  | TCKO_GE_NEG    |   |                   |              |                   | 8.5  |           |
| IOB Patterns (CMOS)   |                |   |                   |              |                   |      |           |
| TPPLI To TOPS   | TPPLI_TOPS     | See figure 4 as applicable 4/ 5/ and (10/ where applicable)   | 9, 10, 11         | 01           |                   | 16.7 | ns        |
| TPID To Out Thru MUX1   | TPID_TMUX1     |   |                   |              |                   | 7.3  |           |
| TPID to TOPF Thru Wide Decoder  | TPID_WDEC_TOPF |   |                   |              |                   | 17.9 |           |
| TPLI To Out Thru EC   | TPLI_TECI      |   |                   |              |                   | 9.1  |           |
| TPPLI To Out Thru EC  | TPPLI_TEC      |   |                   |              |                   | 15.1 |           |
| TPDLI To TOPF   | TPDLI_TOPF     |   |                   |              |                   | 16.6 |           |
| TPFLI to TOPF   | TPFLI_TOPF     |   |                   |              |                   | 9.2  |           |
| TPID To Out Thru MUX0   | TPID_TMUXO     |   |                   |              |                   | 7.9  |           |
| TPPFLI To TOPF  | TPPFLI_TOPF    |   |                   |              |                   | 14.3 |           |
| TPID To TOPF  | TPID_TOPF      |   |                   |              |                   | 5.8  |           |
| TBUF driving half a Horizontal Longline (Horizontal Longline Switching Characteristics Guidelines)  |                |   |                   |              |                   |      |           |
| I going High or Low to half of a Horizontal Longline going High or Low, while T is Low. Buffer is constantly active.  | T HIO1         | See figure 4 as applicable 4/ 5/ 11/  | 9, 10, 11         | 01           |                   | 3.8  | ns        |
| T going Low to half of a Horizontal Longline going from resistive pull-up or floating High to active Low. TBUF configured as open-drain or active buffer with I = Low | T HON          |   |                   |              |                   | 4.5  |           |
| T going High to half of a Horizontal Longline going from Low to High, pulled up by four resistors. 12/  | T HPU4         |   |                   |              |                   | 4.3  |           |
| See notes at end of table.  |                |   |                   |              |                   |      |           |
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b>   |                |   | <b>SIZE<br/>A</b> |              | <b>5962-98513</b> |      |           |
|   |                |   | REVISION LEVEL    |              | SHEET             |      | <b>14</b> |

TABLE I. Electrical performance characteristics.

| Test   | Symbol          | Conditions<br>3.0#V <sub>CC</sub> #3.6V<br>(-55EC#T <sub>C</sub> #+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> #+125EC for<br>plastic packages) | Group<br>A<br>Subgroups | Device<br>Types   | Limits |                    | Units |
|--|-----------------|---|-------------------------|-------------------|--------|--------------------|-------|
|  |                 |   |                         |                   | Min    | Max                |       |
| TBUF driving a Horizontal Longline   |                 |   |                         |                   |        |                    |       |
| I going High or Low to Horizontal Longline going High or Low, while T is Low. Buffer is constantly active.   | T IOI           | See figure 4 as applicable <u>4/ 5/</u>   | 9, 10, 11               | 01                |        | 7.7                | ns    |
| T going Low to Horizontal Longline going from resistive pull-up or floating High to active Low. TBUF configured as open-drain or active buffer with I = Low. | T ON            |   |                         |                   |        | 8.4                |       |
| T going High to Horizontal Longline going from Low to High, pulled up by two resistors.<br><u>13/</u>  | T PU2           |   |                         |                   |        | 7.9                |       |
| Setup Times (IOB Input Switching Characteristic Guidelines)  |                 |   |                         |                   |        |                    |       |
| Pad to Clock (IK), no delay  | TPICK           | See figure 3 as applicable <u>6/</u>  | 9, 10, 11               | 01                | 1.7    |                    | ns    |
| Pad to Clock (IK), partial delay   | TPICKP          |   |                         |                   | 7.8    |                    |       |
| Pad to Clock (IK), full delay  | TPICKD          |   |                         |                   | 9.7    |                    |       |
| Pad to Clock (IK), via transparent Fast Capture Latch, no delay  | TPICKF          |   |                         |                   | 2.4    |                    |       |
| Pad to Clock (IK), via transparent Fast Capture Latch, partial delay   | TPICKFP         |   |                         |                   | 8.4    |                    |       |
| Pad to Fast Capture Latch Enable (OK), no delay  | TPOCK <u>8/</u> |   |                         |                   | 0.7    |                    |       |
| Clock Enable (EC) to Clock (IK)  | TECIK <u>8/</u> |   |                         |                   | 0.3    |                    |       |
| Hold Times   |                 |   |                         |                   |        |                    |       |
| All Hold times   | <u>8/</u>       | See figure 3 as applicable <u>6/</u>  | 9, 10, 11               | 01                | 0      |                    | ns    |
| See notes at end of table.   |                 |   |                         |                   |        |                    |       |
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b>  |                 |   |                         | <b>SIZE<br/>A</b> |        | <b>5962-98513</b>  |       |
|  |                 |   |                         | REVISION LEVEL    |        | SHEET<br><b>15</b> |       |

DSCC FORM 2234  
APR 97

TABLE I. Electrical performance characteristics.

| Test   | Symbol | Conditions<br>3.0#Vcc#3.6V<br>(-55EC#T <sub>C</sub> #+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> #+125EC for<br>plastic packages) | Group<br>A<br>Subgroups | Device<br>Types | Limits |      | Units |
|--|--------|--|-------------------------|-----------------|--------|------|-------|
|  |        |  |                         |                 | Min    | Max  |       |
| Propagation Delays   |        |  |                         |                 |        |      |       |
| Pad to I1, 12 via transparent FCL and input latch, no delay <u>14/</u>                   | TPFLI  | See figures 3 and 4 as applicable <u>4/ 5/</u>   | 9, 10, 11               | 01              |        | 3.1  | ns    |
| Pad to I1, 12 via transparent FCL and input latch, partial delay <u>14/</u>              | TPPFLI |  |                         |                 |        | 9.2  |       |
| Clock (IK) to I1, 12 ( flip flop )   | TIKRI  | See figures 3 and 4 as applicable <u>6/</u>  |                         |                 |        | 1.8  |       |
| Clock (IK) to I1, 12 ( latch enable, active Low )  | TIKLI  |  |                         |                 |        | 1.9  |       |
| FCL Enable (OK) active edge to I1, 12 (via transparent standard input latch ) <u>14/</u> | TOKLI  |  |                         |                 |        | 3.6  |       |
| Minimum GSR Pulse Width  | TMRW   |  |                         |                 |        | 19.8 |       |
| Delay from GSR input to any Q  | TRRI   | See figures 3 and 4 as applicable <u>4/ 5/</u>   |                         |                 |        | 15.9 |       |
| Delay from FCL enable (OK) active edge to IFF clock (IK) active edge <u>15/</u>          | TOKIK  |  |                         |                 |        | 1.7  |       |
| Pad to I1, 12  | TPID   |  |                         |                 |        | 1.6  |       |
| Pad to I1, 12 via transparent latch, no delay  | TPLI   |  |                         |                 |        | 2.6  |       |
| Pad to I1, 12 via transparent input latch, partial delay                                 | TPPLI  |  |                         | 9.2             |        |      |       |
| Pad to I1, 12 via transparent input latch, full delay                                    | TPDLI  |  |                         |                 |        | 11.0 |       |

See notes at end of table.

|   |                   |                |                    |
|---|-------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b>  |
|   |                   | REVISION LEVEL | SHEET<br><b>16</b> |



TABLE I. Electrical performance characteristics.

| Test  | Symbol  | Conditions<br>3.0#Vcc#3.6V<br>(-55EC#T <sub>C</sub> #+125EC for<br>ceramic packages)<br>(-55EC#T <sub>J</sub> #+125EC for<br>plastic packages) | Group<br>A<br>Subgroups | Device<br>Types | Limits             |     | Units |
|---|---------|--|-------------------------|-----------------|--------------------|-----|-------|
|   |         |  |                         |                 | Min                | Max |       |
| Output Flip-Flop, Clock to Out (Pin to Pin Output parametrics Guidelines)   |         |  |                         |                 |                    |     |       |
| Global Low Skew Clock to Output using OFF <u>16/</u>  | TICKOF  | See figures 3 and 4 as applicable <u>4/ 5/ 17/</u>   | 9, 10, 11               | 01              |                    | 8.6 | ns    |
| Global Early Clock to Output using OFF Values are for BUFGE #s 1, 2, 5 and 6. Add 1.4 ns for BUFGE #s 3, 4, 7 and 8 <u>16/ 18/</u>  | TICKEOF |  |                         |                 |                    | 7.4 |       |
| For output SLOW option add  | TSLOW   |  |                         |                 |                    | 3.0 |       |
| Output/Output Mux/Clock to out  |         |  |                         |                 |                    |     |       |
| Global Low Skew Clock to Output using OMUX <u>19/</u>   | TPFPF   | See figure 3 as applicable <u>6/ 17/</u>   | 9, 10, 11               | 01              |                    | 8.8 | ns    |
| Global Early Clock to Output using OMUX Values are for BUFGE #s 1, 2, 5 and 6. Add 1.4 ns for BUFGE #s 3, 4, 7 and 8 <u>18/ 19/</u> | TPEFPF  |  |                         |                 |                    | 7.6 |       |
| For output SLOW option add  | TSLOW   |  |                         |                 |                    | 3.0 |       |
| Global Low Skew Clock, Set-Up and Hold  |         |  |                         |                 |                    |     |       |
| Input Setup Time, using Global Low Skew clock and IFF ( full delay ) <u>15/</u>   | TPSD    | See figure 3 as applicable <u>6/ 9/ 20/</u>  | 9, 10, 11               | 01              | 6.4                |     | ns    |
| Input Hold Time, using Global Low Skew clock and IFF ( full delay ) <u>15/</u>  | TPHD    |  |                         |                 | 0                  |     |       |
| Global Buffers Switching Characteristic Guidelines  |         |  |                         |                 |                    |     |       |
| From pad through Global Low Skew buffer, to any clock K   | TGLS    | See figure 4 as applicable <u>4/ 5/ 21/</u>  | 9, 10, 11               | 01              |                    | 3.6 | ns    |
| From pad through Global Early buffer, to any clock K in same quadrant   | TGE     |  |                         |                 |                    | 2.4 |       |
| See notes at end of table.  |         |  |                         |                 |                    |     |       |
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b>                           |         |  | <b>SIZE<br/>A</b>       |                 | <b>5962-98513</b>  |     |       |
|   |         |  | REVISION LEVEL          |                 | SHEET<br><b>17</b> |     |       |

DSCC FORM 2234  
APR 97

1/ With up to 64 pins simultaneously sinking 12 mA.

2/ With no output current loads, no active input or Longline pull-up resistors, all I/O pins tri-stated and floating.

3/ These delays are specified from the decoder input to the decoder output. Fewer than the specified number of pull up resistors can be used, if desired. Using fewer pull ups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pull ups are used.

4/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark timing patterns are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction, and after any design or process changes which may affect this parameter.

5/ Benchmark patterns are used to determine compliance to this parameter.

6/ Parameter is not tested but is guaranteed by design through simulation.

7/ Maximum flip-flop toggle rate for export control purposes.

8/ Input pad setup times and hold times are specified with respect to the internal clock ( IK ) .To calculate setup time, Subtract clock delay ( clock pad to IK ) from the specified input pad setup time value, but do not subtract below zero, "Negative" hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the global signal distribution from pad to IK.

9/ Core = TILO + TCKO

10/ These delays are specified from the decoder input to the decoder output. For pad-to-pad delays, add the input delay (TPID) output delay ( TOPF or TOPS ) .

11/ These values include a minimum load of one output, spaced as far as possible from the active pullup(s). Use the static timing analyzer to determine the delay for each destination.

12/ Fewer than the specified number of pullup resistors can be used, if desired. Using fewer pullups reduces the power consumption but increases delays. Use the static analyzer to determine delays if fewer pullups are used.

13/ These values are for a minimum load with the driver paced as far as possible from the active pull up(s). Fewer than the specified number of pull up resistors can be used, if desired. Using fewer pull ups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pull ups are used.

14/ FCL = Fast Capture Latch

15/ IFF = Input Flip-Flop or Latch

16/ OFF = Output Flip Flop

17/ These are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. Output timing is measured at ~50% VCC threshold with 35 pF external capacitive load.

18/ BUFGE = Global Early Buffers

19/ OMUX = Output MUX

20/ Setup time is measured with the fastest route and the lightest load. Use the static timing analyzer to determine the setup time under given design conditions. Hold time is measured using the furthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer to determine the setup and hold time under given design conditions .


21/ Parameters are for BUFGE # 1, 2, 5 and 6. Add 1.4 ns for BUFGE # 3, 4, 7 and 8.

|   |                   |                |                    |
|---|-------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b>  |
|   |                   | REVISION LEVEL | SHEET<br><b>18</b> |

DSCC FORM 2234  
APR 97

Cases Y and Z

[查询"5962-9851301NTB"供应商](#)



NOTES:

1. Dimensions are in inches.
2. Packages are shipped flat as depicted
3. Lead dimensions call out includes lead finish.
4. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.
5. Case Y represents marking the device on the nonlid side of device, i.e., lid side facing down. When mounted in this position, the pin out is clockwise. Case Z represents marking the device on the lid side of the device i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>19</b> |

DSCC FORM 2234  
APR 97

Cases Y and Z - Continued

查询"5962-9851301-NTB"供应商  
 Inch to metric conversion table for convenience only.

| Inches | Metric mm |
|--------|-----------|
| 2.500  | 63.50     |
| 2.300  | 58.42     |
| 1.920  | 48.77     |
| 1.550  | 39.37     |
| .900   | 22.86     |
| .130   | 3.30      |
| .125   | 3.18      |
| .090   | 2.29      |
| .075   | 1.91      |
| .050   | 1.27      |
| .043   | 1.09      |
| .040   | 1.02      |
| .035   | .89       |
| .030   | .76       |
| .025   | .64       |
| .021   | .53       |
| .020   | .51       |
| .0175  | .44       |
| .016   | .41       |
| .0125  | .32       |
| .009   | .23       |
| .008   | .20       |
| .005   | .13       |
| .004   | .10       |
| .002   | .05       |

FIGURE 1. Case outline - Continued.

|  |                  |                |                    |
|--|------------------|----------------|--------------------|
| <b>STANDARD<br/>                 MICROCIRCUIT DRAWING<br/>                 DEFENSE SUPPLY CENTER COLUMBUS<br/>                 COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|  |                  | REVISION LEVEL | SHEET<br><b>20</b> |

DSCC FORM 2234  
 APR 97

[查询"5962-9851301NTB"供应商](#)




FIGURE 1. Case outline - Continued.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>21</b> |

[查询"5962-9851301NTB"供应商](#)

| BG256  |                    |      |      |
|--------|--------------------|------|------|
| Symbol | Millimeters        |      |      |
|        | Min.               | Nom. | Max. |
| A      |                    | 2.33 | 3.50 |
| A1     | 0.50               | 0.60 | 0.70 |
| D/E    | 27.00 BSC          |      |      |
| D1/E1  | 24.14 REF          |      |      |
| e      | 1.27 BSC           |      |      |
| i b    | 0.60               | 0.75 | 0.90 |
| aaa    | ---                | ---  | 0.20 |
| ccc    | ---                | ---  | 0.35 |
| ddd    | ---                | ---  | 0.30 |
| eee    | ---                | ---  | 0.15 |
| M      | 20                 |      |      |
| REF    | JEDEC MO-151-BAL-2 |      |      |

Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1994.
2. Symbol "M" is the pin matrix size.
3. Conforms to JEDEC MO-192 (Depopulated).

FIGURE 1. Case outline - Continued.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>22</b> |

查询"5962-9851301NTB"供应商

| Device type     | All             | Device type     | All             | Device type     | All             |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Case outline    | X               | Case outline    | X               | Case outline    | X               |
| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
| A2              | TDI_I/O         | C11             | I/O             | G18             | I/O             |
| A3              | I/O             | C12             | GND             | H1              | A18_I/O         |
| A4              | I/O_FCLK1       | C13             | I/O             | H2              | I/O             |
| A5              | I/O             | C14             | I/O             | H3              | I/O             |
| A6              | I/O             | C15             | M1              | H4              | I/O             |
| A7              | I/O             | C16             | M2              | H15             | I/O             |
| A8              | I/O             | C17             | I/O             | H16             | I/O             |
| A9              | I/O             | C18             | I/O             | H17             | I/O             |
| A10             | I/O             | D1              | I/O             | H18             | I/O             |
| A11             | I/O             | D2              | A13_I/O         | J1              | A19_I/O         |
| A12             | I/O             | D3              | VCC             | J2              | A9_I/O          |
| A13             | I/O_FCLK2       | D4              | GND             | J3              | A8_I/O          |
| A14             | I/O             | D5              | I/O             | J4              | VCC             |
| A15             | I/O             | D6              | I/O             | J15             | VCC             |
| A16             | I/O             | D7              | I/O             | J16             | A18_I/O         |
| A17             | I/O             | D8              | I/O             | J17             | I/O             |
| A18             | M0              | D9              | GND             | J18             | I/O             |
| B1              | I/O             | D10             | VCC             | K1              | A20_I/O         |
| B2              | BUFGS_TL_GCK8   | D11             | I/O             | K2              | A6_I/O          |
|                 | _A15_I/O        | D12             | I/O             | K3              | A7_I/O          |
| B3              | I/O             | D13             | I/O             | K4              | GND             |
| B4              | TCK_I/O         | D14             | I/O             | K15             | GND             |
| B5              | I/O             | D15             | GND             | K16             | I/O             |
| B6              | I/O             | D16             | VCC             | K17             | I/O             |
| B7              | TMS_I/O         | D17             | I/O             | K18             | I/O             |
| B8              | I/O             | D18             | I/O             | L1              | A21_I/O         |
| B9              | I/O             | E1              | I/O             | L2              | I/O             |
| B10             | I/O             | E2              | I/O             | L3              | I/O             |
| B11             | I/O             | E3              | I/O             | L4              | I/O             |
| B12             | I/O             | E4              | I/O             | L15             | I/O             |
| B13             | I/O             | E15             | I/O             | L16             | I/O             |
| B14             | I/O             | E16             | HDC_I/O         | L17             | I/O             |
| B15             | I/O             | E17             | A17_I/O         | L18             | I/O             |
| B16             | BUFGS_BL_       | E18             | I/O             | M1              | A5_I/O          |
|                 | GCK2_I/O        | F1              | I/O             | M2              | A4_I/O          |
| B17             | BUFGP_BL_       | F2              | I/O             | M3              | GND             |
|                 | GCK3_I/O        | F3              | A12_I/O         | M4              | I/O             |
| B18             | I/O             | F4              | I/O             | M15             | I/O             |
| C1              | I/O             | F15             | I/O             | M16             | GND             |
| C2              | A14_I/O         | F16             | I/O             | M17             | I/O             |
| C3              | BUFGP_TL_A16_   | F17             | I/O             | M18             | I/O             |
|                 | GCK1_I/O        | F18             | I/O             | N1              | I/O             |
| C4              | A17_I/O         | G1              | A10_I/O         | N2              | I/O             |
| C5              | I/O             | G2              | A11_I/O         | N3              | A3_I/O          |
| C6              | I/O             | G3              | GND             | N4              | I/O             |
| C7              | GND             | G4              | I/O             | N15             | I/O             |
| C8              | I/O             | G15             | I/O             | N16             | I/O             |
| C9              | I/O             | G16             | GND             | N17             | I/O             |
| C10             | I/O             | G17             | I/O             | N18             | I/O             |

FIGURE 2. Terminal connections.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>23</b> |

| Device type     | All             | Device type     | All                | Device type     | All                |
|-----------------|-----------------|-----------------|--------------------|-----------------|--------------------|
| Case outline    | X               | Case outline    | X                  | Case outline    | X                  |
| Terminal number | Terminal symbol | Terminal number | Terminal symbol    | Terminal number | Terminal symbol    |
| P1              | I/O             | T3              | A0_W5_I/O          | U10             | D4_I/O             |
| P2              | I/O             | T4              | BUFGS_TR_GCK6      | U11             | I/O                |
| P3              | I/O             |                 | _DOUT_I/O          | U12             | D5_I/O             |
| P4              | I/O             | T5              | I/O                | U13             | I/O_FCLK3          |
| P15             | I/O             | T6              | I/O                | U14             | I/O                |
| P16             | I/O             | T7              | GND                | U15             | I/O                |
| P17             | I/O             | T8              | I/O                | U16             | BUFGP_BR_          |
| P18             | I/O             | T9              | D3_I/O             |                 | GCK5_I/O           |
| R1              | I/O             | T10             | I/O                | U17             | DONE               |
| R2              | I/O             | T11             | I/O                | U18             | I/O                |
| R3              | GND             | T12             | GND                | V1              | CCLK               |
| R4              | VCC             | T13             | I/O                | V2              | RDY_BUSY_          |
| R5              | I/O             | T14             | I/O                |                 | <del>SS</del> _I/O |
| R6              | I/O             | T15             | D7_I/O             | V3              | D1_I/O             |
| R7              | I/O             | T16             | BUFGS_BR_          | V4              | I/O                |
| R8              | I/O             |                 | GCK4_I/O           | V5              | I/O                |
| R9              | GND             | T17             | I/O                | V6              | I/O                |
| R10             | VCC             | T18             | I/O                | V7              | D2_I/O             |
| R11             | I/O             | U1              | BUFGP_TR_GCK7      | V8              | I/O                |
| R12             | I/O             |                 | _A1_I/O            | V9              | I/O                |
| R13             | I/O             | U2              | TDO                | V10             | I/O                |
| R14             | I/O             | U3              | D0_DIN_I/O         | V11             | I/O                |
| R15             | VCC             | U4              | I/O                | V12             | <del>SS</del> _I/O |
| R16             | GND             | U5              | I/O                | V13             | I/O                |
| R17             | I/O             | U6              | I/O_FCLK4          | V14             | I/O                |
| R18             | I/O             | U7              | I/O                | V15             | I/O                |
| T1              | I/O             | U8              | I/O                | V16             | I/O                |
| T2              | CSI_A2_I/O      | U9              | <del>SS</del> _I/O | V17             | D6_I/O             |
|                 |                 |                 |                    | V18             | <del>SS</del>      |

FIGURE 2. Terminal connections - Continued.

|   |                   |                |                    |
|---|-------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b>  |
|   |                   | REVISION LEVEL | SHEET<br><b>24</b> |



Case outlines Y and Z

| Device type | Terminal symbol | Device type | Terminal symbol     | Device type | Terminal symbol    |
|-------------|-----------------|-------------|---------------------|-------------|--------------------|
| 1           | VSS             | 51          | I/O                 | 101         | I/O                |
| 2           | BUFGP_TL_A16_   | 52          | I/O                 | 102         | I/O                |
|             | GCK1_I/O        | 53          | I/O                 | 103         | I/O                |
| 3           | A17_I/O         | 54          | BUFGS_BL_GCK2_I/O   | 104         | I/O                |
| 4           | I/O             | 55          | M1                  | 105         | I/O                |
| 5           | I/O             | 56          | VSS                 | 106         | I/O                |
| 6           | TDI_I/O         | 57          | M0                  | 107         | I/O                |
| 7           | TCK_I/O         | 58          | VCC                 | 108         | I/O                |
| 8           | I/O             | 59          | M2                  | 109         | I/O                |
| 9           | I/O             | 60          | BUFGP_BL_GCK3_I/O   | 110         | I/O                |
| 10          | I/O             | 61          | HDC_I/O             | 111         | I/O                |
| 11          | I/O             | 62          | I/O                 | 112         | BUFGS_BR_GCK4_I/O  |
| 12          | I/O             | 63          | I/O                 | 113         | VSS                |
| 13          | I/O             | 64          | I/O                 | 114         | DONE               |
| 14          | VSS             | 65          | <del>888</del> I/O  | 115         | VCC                |
| 15          | I/O_FCLK1       | 66          | I/O                 | 116         | <del>8888</del>    |
| 16          | I/O             | 67          | I/O                 | 117         | D7_I/O             |
| 17          | TMS_I/O         | 68          | I/O                 | 118         | BUFGP_BR_GCK5_I/O  |
| 18          | I/O             | 69          | I/O                 | 119         | I/O                |
| 19          | I/O             | 70          | I/O                 | 120         | I/O                |
| 20          | I/O             | 71          | I/O                 | 121         | I/O                |
| 21          | I/O             | 72          | VSS                 | 122         | I/O                |
| 22          | I/O             | 73          | I/O                 | 123         | D6_I/O             |
| 23          | I/O             | 74          | I/O                 | 124         | I/O                |
| 24          | I/O             | 75          | I/O                 | 125         | I/O                |
| 25          | I/O             | 76          | I/O                 | 126         | I/O                |
| 26          | I/O             | 77          | I/O                 | 127         | I/O                |
| 27          | VSS             | 78          | I/O                 | 128         | I/O                |
| 28          | VCC             | 79          | I/O                 | 129         | VSS                |
| 29          | I/O             | 80          | I/O                 | 130         | I/O                |
| 30          | I/O             | 81          | I/O                 | 131         | I/O                |
| 31          | I/O             | 82          | I/O                 | 132         | I/O_FCLK3          |
| 32          | I/O             | 83          | I/O                 | 133         | I/O                |
| 33          | I/O             | 84          | <del>8888</del> I/O | 134         | D5_I/O             |
| 34          | I/O             | 85          | VCC                 | 135         | <del>888</del> I/O |
| 35          | I/O             | 86          | VSS                 | 136         | I/O                |
| 36          | I/O             | 87          | I/O                 | 137         | I/O                |
| 37          | VCC             | 88          | I/O                 | 138         | I/O                |
| 38          | I/O             | 89          | I/O                 | 139         | I/O                |
| 39          | I/O             | 90          | I/O                 | 140         | D4_I/O             |
| 40          | I/O             | 91          | I/O                 | 141         | I/O                |
| 41          | I/O_FCLK2       | 92          | I/O                 | 142         | VCC                |
| 42          | VSS             | 93          | I/O                 | 143         | VSS                |
| 43          | I/O             | 94          | I/O                 | 144         | D3_I/O             |
| 44          | I/O             | 95          | VCC                 | 145         | <del>88</del> I/O  |
| 45          | I/O             | 96          | I/O                 | 146         | I/O                |
| 46          | I/O             | 97          | I/O                 | 147         | I/O                |
| 47          | I/O             | 98          | I/O                 | 148         | I/O                |
| 48          | I/O             | 99          | I/O                 | 149         | I/O                |
| 49          | I/O             | 100         | VSS                 | 150         | D2_I/O             |
| 50          | I/O             |             |                     |             |                    |

FIGURE 2. Terminal connections.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>25</b> |

DSCC FORM 2234  
APR 97

Case outlines Y and Z Continued.

| Device type | Terminal symbol        | Device type | Terminal symbol | Device type | Terminal symbol       |
|-------------|------------------------|-------------|-----------------|-------------|-----------------------|
| 151         | I/O                    | 177         | I/O             | 203         | A9_I/O                |
| 152         | VCC                    | 178         | CSI_A2_I/O      | 204         | A19_I/O               |
| 153         | I/O                    | 179         | A3_I/O          | 205         | A18_I/O               |
| 154         | I/O_FCLK4              | 180         | I/O             | 206         | I/O                   |
| 155         | I/O                    | 181         | I/O             | 207         | I/O                   |
| 156         | I/O                    | 182         | I/O             | 208         | A10_I/O               |
| 157         | VSS                    | 183         | I/O             | 209         | A11_I/O               |
| 158         | I/O                    | 184         | I/O             | 210         | VCC                   |
| 159         | I/O                    | 185         | I/O             | 211         | I/O                   |
| 160         | I/O                    | 186         | VSS             | 212         | I/O                   |
| 161         | I/O                    | 187         | I/O             | 213         | I/O                   |
| 162         | I/O                    | 188         | I/O             | 214         | I/O                   |
| 163         | I/O                    | 189         | I/O             | 215         | VSS                   |
| 164         | D1_I/O                 | 190         | I/O             | 216         | I/O                   |
| 165         | RDY_BUSY_RCLK_I/O      | 191         | VCC             | 217         | I/O                   |
| 166         | I/O                    | 192         | A4_I/O          | 218         | I/O                   |
| 167         | I/O                    | 193         | A5_I/O          | 219         | I/O                   |
| 168         | D0_DIN_I/O             | 194         | I/O             | 220         | A12_I/O               |
| 169         | BUFGS_TR_GCK6_DOUT_I/O | 195         | I/O             | 221         | A13_I/O               |
| 170         | CCLK                   | 196         | A21_I/O         | 222         | I/O                   |
| 171         | VCC                    | 197         | A20_I/O         | 223         | I/O                   |
| 172         | TDO                    | 198         | A6_I/O          | 224         | I/O                   |
| 173         | VSS                    | 199         | A7_I/O          | 225         | I/O                   |
| 174         | A0_WS_I/O              | 200         | VSS             | 226         | A14_I/O               |
| 175         | BUFGP_TR_GCK7_A1_I/O   | 201         | VCC             | 227         | BUFGS_TL_GCK8_A15_I/O |
| 176         | I/O                    | 202         | A8_I/O          | 228         | VCC                   |

FIGURE 2. Terminal connections - Continued.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>26</b> |

查询"5962-9851301NTB"供应商

| Device type     | All                                    | Device type     | All                             | Device type     | All                |
|-----------------|--|-----------------|---------------------------------|-----------------|--------------------|
| Case outline    | U                                      | Case outline    | U                               | Case outline    | U                  |
| Terminal number | Terminal symbol                        | Terminal number | Terminal symbol                 | Terminal number | Terminal symbol    |
| A1              | GND                                    | C11             | A21_I/O                         | G20             | GND                |
| A2              | A14_I/O                                | C12             | A4_I/O                          | H1              | I/O                |
| A3              | A13_I/O                                | C13             | I/O                             | H2              | I/O                |
| A4              | I/O                                    | C14             | VCC                             | H3              | I/O                |
| A5              | I/O                                    | C15             | I/O                             | H4              | GND                |
| A6              | I/O                                    | C16             | I/O                             | H17             | GND                |
| A7              | NO CONNECT                             | C17             | I/O                             | H18             | I/O                |
| A8              | A10_I/O                                | C18             | D0_DIN_I/O                      | H19             | D2_I/O             |
| A9              | A19_I/O                                | C19             | I/O                             | H20             | NO CONNECT         |
| A10             | A6_I/O                                 | C20             | I/O                             | J1              | I/O                |
| A11             | A20_I/O                                | D1              | I/O                             | J2              | I/O                |
| A12             | I/O                                    | D2              | I/O                             | J3              | NO CONNECT         |
| A13             | NO CONNECT                             | D3              | I/O                             | J4              | NO CONNECT         |
| A14             | I/O                                    | D4              | GND                             | J17             | I/O                |
| A15             | I/O                                    | D5              | I/O                             | J18             | I/O                |
| A16             | I/O                                    | D6              | VCC                             | J19             | I/O                |
| A17             | A3_I/O                                 | D7              | VCC                             | J20             | I/O                |
| A18             | CSI_A2_I/O                             | D8              | GND                             | K1              | I/O                |
| A19             | TDO                                    | D9              | I/O                             | K2              | I/O                |
| A20             | CCLK                                   | D10             | A9_I/O                          | K3              | I/O                |
| B1              | BUFGP_TL_A16_<br>GCK1_I/O              | D11             | VCC                             | K4              | VCC                |
| B2              | I/O                                    | D12             | NO CONNECT                      | K17             | <del>BS</del> _I/O |
| B3              | I/O                                    | D13             | GND                             | K18             | D3_I/O             |
| B4              | A12_I/O                                | D14             | VCC                             | K19             | I/O                |
| B5              | I/O                                    | D15             | VCC                             | K20             | D4_I/O             |
| B6              | I/O                                    | D16             | I/O                             | L1              | I/O                |
| B7              | GND                                    | D17             | GND                             | L2              | I/O                |
| B8              | A11_I/O                                | D18             | RDY_BUSX<br><del>BSX</del> _I/O | L3              | I/O                |
| B9              | A18_I/O                                | D19             | I/O                             | L4              | I/O                |
| B10             | A7_I/O                                 | D20             | I/O                             | L17             | VCC                |
| B11             | I/O                                    | E1              | I/O                             | L18             | I/O                |
| B12             | A5_I/O                                 | E2              | I/O                             | L19             | I/O                |
| B13             | I/O                                    | E3              | I/O                             | L20             | I/O                |
| B14             | I/O                                    | E4              | TDI_I/O                         | M1              | I/O                |
| B15             | I/O                                    | E17             | D1_I/O                          | M2              | I/O                |
| B16             | I/O                                    | E18             | I/O                             | M3              | I/O                |
| B17             | BUFGP_TR_GCK7                          | E19             | I/O                             | M4              | NO CONNECT         |
| B18             | A1_I/O                                 | E20             | VCC                             | M17             | D5_I/O             |
| B19             | A0 <del>WS</del> _I/O<br>BUFGS_TR_GCK6 | F1              | VCC                             | M18             | <del>SS</del> _I/O |
| B20             | I/O                                    | F2              | I/O                             | M19             | NO CONNECT         |
| C1              | DOU_T_I/O                              | F3              | I/O                             | M20             | I/O                |
| C2              | I/O                                    | F4              | VCC                             | N1              | I/O                |
| C3              | TCK_I/O                                | F17             | VCC                             | N2              | I/O                |
| C4              | A17_I/O                                | F18             | I/O                             | N3              | GND                |
| C5              | BUFGS_TL_GCK8_<br>A15_I/O              | F19             | I/O                             | N4              | GND                |
| C6              | I/O                                    | F20             | I/O                             | N17             | GND                |
| C7              | I/O                                    | G1              | I/O_FCLK4                       | N18             | I/O                |
| C8              | I/O                                    | G2              | TMS_I/O                         | N19             | I/O_FCLK3          |
| C9              | I/O                                    | G3              | I/O                             | N20             | I/O                |
| C10             | NO CONNECT                             | G4              | I/O_FCLK1                       | P1              | I/O                |
|                 | I/O                                    | G17             | VCC                             | P2              | I/O                |
|                 | A8_I/O                                 | G18             | VCC                             | P3              | I/O_FCLK2          |
|                 |  | G19             | I/O                             | P4              | VCC                |
|                 |  |                 |                                 | P17             | VCC                |

FIGURE 2. Terminal connections - Continued.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>27</b> |

查询"5962-9851301NTB"供应商

| Device type     | All             | Device type     | All                   | Device type     | All                       |
|-----------------|-----------------|-----------------|-----------------------|-----------------|---------------------------|
| Case outline    | U               | Case outline    | U                     | Case outline    | U                         |
| Terminal number | Terminal symbol | Terminal number | Terminal symbol       | Terminal number | Terminal symbol           |
| P18             | I/O             | U16             | I/O                   | W8              | I/O                       |
| P19             | VCC             | U17             | GND                   | W9              | NO CONNECT                |
| P20             | I/O             | U18             | BUFGP_BR_             | W10             | I/O                       |
| R1              | I/O             |                 | GCK5_I/O              | W11             | <del>NO CONNECT</del> I/O |
| R2              | VCC             | U19             | D7_I/O                | W12             | I/O                       |
| R3              | I/O             | U20             | I/O                   | W13             | NO CONNECT                |
| R4              | VCC             | V1              | I/O                   | W14             | GND                       |
| R17             | VCC             | V2              | I/O                   | W15             | I/O                       |
| R18             | I/O             | V3              | BUFGS_BL_             | W16             | I/O                       |
| R19             | I/O             |                 | GCK2_I/O              | W17             | I/O                       |
| R20             | I/O             | V4              | I/O                   | W18             | I/O                       |
| T1              | I/O             | V5              | I/O                   | W19             | BUFGS_BR_                 |
| T2              | I/O             | V6              | I/O                   |                 | GCK4_I/O                  |
| T3              | I/O             | V7              | VCC                   | W20             | VCC                       |
| T4              | I/O             | V8              | I/O                   | Y1              | M0                        |
| T17             | I/O             | V9              | NO CONNECT            | Y2              | BUFGP_BL_                 |
| T18             | I/O             | V10             | I/O                   |                 | GCK3_I/O                  |
| T19             | D6_I/O          | V11             | I/O                   | Y3              | I/O                       |
| T20             | I/O             | V12             | I/O                   | Y4              | <del>NO CONNECT</del> I/O |
| U1              | I/O             | V13             | I/O                   | Y5              | I/O                       |
| U2              | I/O             | V14             | I/O                   | Y6              | I/O                       |
| U3              | I/O             | V15             | I/O                   | Y7              | I/O                       |
| U4              | GND             | V16             | I/O                   | Y8              | I/O                       |
| U5              | I/O             | V17             | I/O                   | Y9              | I/O                       |
| U6              | VCC             | V18             | I/O                   | Y10             | I/O                       |
| U7              | VCC             | V19             | <del>NO CONNECT</del> | Y11             | I/O                       |
| U8              | GND             | V20             | I/O                   | Y12             | I/O                       |
| U9              | I/O             | W1              | I/O                   | Y13             | NO CONNECT                |
| U10             | VCC             | W2              | M1                    | Y14             | I/O                       |
| U11             | I/O             | W3              | M2                    | Y15             | I/O                       |
| U12             | I/O             | W4              | HDC_I/O               | Y16             | I/O                       |
| U13             | GND             | W5              | I/O                   | Y17             | I/O                       |
| U14             | VCC             | W6              | I/O                   | Y18             | I/O                       |
| U15             | VCC             | W7              | I/O                   | Y19             | I/O                       |
|                 |                 |                 |                       | Y20             | DONE                      |

FIGURE 2. Terminal connections - Continued.

|   |                   |                |                    |
|---|-------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b>  |
|   |                   | REVISION LEVEL | SHEET<br><b>28</b> |

DSCC FORM 2234  
APR 97

查询"5962-985130"

| Device type     | NTB"供应商         | Device type     | All                | Device type     | All                |
|-----------------|-----------------|-----------------|--------------------|-----------------|--------------------|
| Case outline    | T               | Case outline    | T                  | Case outline    | T                  |
| Terminal number | Terminal symbol | Terminal number | Terminal symbol    | Terminal number | Terminal symbol    |
| P1              | VSS             | P36             | I/O                | P70             | I/O                |
| P2              | BUFGP_TL_A16    | P37             | VSS                | P71             | I/O                |
|                 | _GCK1_I/O       | P38             | I/O                | P72             | I/O                |
| P3              | _A17_I/O        | P39             | I/O                | P73             | I/O                |
| P4              | I/O             | P40             | VCC                | P74             | I/O                |
| P5              | I/O             | P41             | I/O                | P75             | VSS                |
| P6              | TDI_I/O         | P42             | I/O                | P76             | I/O                |
| P7              | TCK_I/O         | P43             | I/O                | P77             | I/O                |
| P8              | I/O             | P44             | I/O_FCLK2          | P78             | I/O                |
| P9              | I/O             | P45             | VSS                | P79             | I/O                |
| P10             | I/O             | P46             | I/O                | P80             | VCC                |
| P11             | I/O             | P47             | I/O                | P81             | I/O                |
| P12             | I/O             | P48             | I/O                | P82             | I/O                |
| P13             | I/O             | P49             | I/O                | P83             | VSS                |
| P14             | VSS             | P50             | I/O                | P84             | I/O                |
| P15             | I/O_FCLK1       | P51             | I/O                | P85             | I/O                |
| P16             | I/O             | P52             | I/O                | P86             | I/O                |
| P17             | TMS_I/O         | P53             | I/O                | P87             | I/O                |
| P18             | I/O             | P54             | I/O                | P88             | I/O                |
| P19             | VCC             | P55             | I/O                | P89             | <del>NOT</del> I/O |
| P20             | I/O             | P56             | I/O                | P90             | VCC                |
| P21             | I/O             | P57             | BUFGS_BL           | P91             | VSS                |
| P22             | VSS             |                 | GCK2_I/O           | P92             | I/O                |
| P23             | I/O             | P58             | M1                 | P93             | I/O                |
| P24             | I/O             | P59             | VSS                | P94             | I/O                |
| P25             | I/O             | P60             | M0                 | P95             | I/O                |
| P26             | I/O             | P61             | VCC                | P96             | I/O                |
| P27             | I/O             | P62             | M2                 | P97             | I/O                |
| P28             | I/O             | P63             | BUFGP_BL           | P98             | VSS                |
| P29             | VSS             |                 | GCK3_I/O           | P99             | I/O                |
| P30             | VCC             | P64             | HDC_I/O            | P100            | I/O                |
| P31             | I/O             | P65             | I/O                | P101            | VCC                |
| P32             | I/O             | P66             | I/O                | P102            | I/O                |
| P33             | I/O             | P67             | I/O                | P103            | I/O                |
| P34             | I/O             | P68             | <del>NOT</del> I/O | P104            | I/O                |
| P35             | I/O             | P69             | I/O                | P105            | I/O                |

FIGURE 2. Terminal connections - Continued.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>29</b> |

DSCC FORM 2234  
APR 97

查询"5962-985130-NTB"供应商

| Device type     | All                 | Device type     | All                    | Device type     | All             |
|-----------------|---------------------|-----------------|------------------------|-----------------|-----------------|
| Case outline    | T                   | Case outline    | T                      | Case outline    | T               |
| Terminal number | Terminal symbol     | Terminal number | Terminal symbol        | Terminal number | Terminal symbol |
| P106            | VSS                 | P151            | VSS                    | P195            | NO CONNECT      |
| P107            | I/O                 | P152            | D3_I/O                 | P196            | VSS             |
| P108            | I/O                 | P153            | <del>SS</del> _I/O     | P197            | I/O             |
| P109            | I/O                 | P154            | I/O                    | P198            | I/O             |
| P110            | I/O                 | P155            | I/O                    | P199            | I/O             |
| P111            | I/O                 | P156            | I/O                    | P200            | I/O             |
| P112            | I/O                 | P157            | I/O                    | P201            | VCC             |
| P113            | I/O                 | P158            | VSS                    | P202            | A4_I/O          |
| P114            | I/O                 | P159            | D2_I/O                 | P203            | A5_I/O          |
| P115            | I/O                 | P160            | I/O                    | P204            | GND             |
| P116            | I/O                 | P161            | VCC                    | P205            | I/O             |
| P117            | I/O                 | P162            | I/O                    | P206            | I/O             |
| P118            | BUFGS_BR_GC         | P163            | I/O_FCLK4              | P207            | A21_I/O         |
|                 | K4_I/O              | P164            | I/O                    | P208            | A20_I/O         |
| P119            | VSS                 | P165            | I/O                    | P209            | A6_I/O          |
| P120            | DONE                | P166            | VSS                    | P210            | A7_I/O          |
| P121            | VCC                 | P167            | I/O                    | P211            | VSS             |
| P122            | <del>BB06</del>     | P168            | I/O                    | P212            | VCC             |
| P123            | D7_I/O              | P169            | I/O                    | P213            | A8_I/O          |
| P124            | BUFGP_BR_           | P170            | I/O                    | P214            | A9_I/O          |
|                 | GCK5_I/O            | P171            | I/O                    | P215            | A19_I/O         |
| P125            | I/O                 | P172            | I/O                    | P216            | A18_I/O         |
| P126            | I/O                 | P173            | D1_I/O                 | P217            | I/O             |
| P127            | I/O                 | P174            | RDY_ <del>BSX</del>    | P218            | I/O             |
| P128            | I/O                 |                 | <del>SSK</del> _I/O    | P219            | GND             |
| P129            | D6_I/O              | P175            | I/O                    | P220            | A10_I/O         |
| P130            | I/O                 | P176            | I/O                    | P221            | A11_I/O         |
| P131            | I/O                 | P177            | D0_DIN_I/O             | P222            | VCC             |
| P132            | I/O                 | P178            | BUFGS_TR_              | P223            | I/O             |
| P133            | I/O                 |                 | GCK6_DOUT_I/O          | P224            | I/O             |
| P134            | I/O                 | P179            | CCLK                   | P225            | I/O             |
| P135            | VSS                 | P180            | VCC                    | P226            | I/O             |
| P136            | I/O                 | P181            | TDO                    | P227            | VSS             |
| P137            | I/O                 | P182            | VSS                    | P228            | I/O             |
| P138            | I/O_FCLK3           | P183            | A0_ <del>WS</del> _I/O | P229            | I/O             |
| P139            | I/O                 | P184            | BUFGP_TR_              | P230            | I/O             |
| P140            | VCC                 |                 | GCK7_A1_I/O            | P231            | I/O             |
| P141            | D5_I/O              | P185            | I/O                    | P232            | A12_I/O         |
| P142            | <del>SS0</del> _I/O | P186            | I/O                    | P233            | A13_I/O         |
| P143            | VSS                 | P187            | CSI_A2_I/O             | P234            | I/O             |
| P144            | I/O                 | P188            | A3_I/O                 | P235            | I/O             |
| P145            | I/O                 | P189            | I/O                    | P236            | I/O             |
| P146            | I/O                 | P190            | I/O                    | P237            | I/O             |
| P147            | I/O                 | P191            | I/O                    | P238            | A14_I/O         |
| P148            | D4_I/O              | P192            | I/O                    | P239            | BUFGS_TL_       |
| P149            | I/O                 | P193            | I/O                    |                 | GCK8_A15_I/O    |
| P150            | VCC                 | P194            | I/O                    | P240            | VCC             |


FIGURE 2. Terminal connections - Continued.

|   |                   |                |                    |
|---|-------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b>  |
|   |                   | REVISION LEVEL | SHEET<br><b>30</b> |

DSCC FORM 2234  
APR 97

Simplified block diagram of CLB

[查询"5962-9851301NTB"供应商](#)



Note: The CLB storage elements can also be configured as latches. The two latches have common clock (CK) and clock enable (EC) inputs. (RAM and Carry logic functions not shown)

FIGURE 3. Logic block diagrams.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>31</b> |

DSCC FORM 2234  
APR 97

[查询"5962-9851301NTB"供应商](#)




FIGURE 3. Logic block diagrams - Continued.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>32</b> |



Simplified block diagram of IOB

[查询"5962-9851301NTB"供应商](#)






FIGURE 3. Logic block diagrams - Continued.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>33</b> |

DSCC FORM 2234  
APR 97



CIRCUIT A



CIRCUIT B

FIGURE 4. Load circuits.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>34</b> |

4.3 Qualification inspection for device classes N, Q, and V. Qualification inspection for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and the device manufacturers QM plan. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

查询 5962-98513 INTB 供应商

4.4 Conformance inspection. Technology conformance inspection for classes N, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes N, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes N, Q, and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 ( $C_{IN}$  and  $C_{OUT}$  measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.
  - (1) The following shall apply to device class N only. Sample size is five devices with no failures. For  $C_{IN}$  and  $C_{OUT}$  a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of device types, that by design, will yield the same capacitance values when tested in accordance with table I herein. The device manufacturer shall set a functional group limit for the  $C_{IN}$  and  $C_{OUT}$  tests. The device manufacturer may then test one device function from a functional group to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I herein. The device manufacturer shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- b.  $T_A = +125EC$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes N, Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

|   |                   |                |                    |
|---|-------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b>  |
|   |                   | REVISION LEVEL | SHEET<br><b>35</b> |

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

| Line no. | Requirements                            | Subgroups<br>(in accordance with MIL-STD-883, method 5005, table I) | Subgroups<br>(in accordance with MIL-PRF-38535, table III) |                                    |                                    |
|----------|---|---|--|------------------------------------|------------------------------------|
|          |   | Device class M  | Device class N   | Device class Q                     | Device class V                     |
| 1        | Interim electrical parameters (see 4.2) |   |  |                                    | 1, 7, 9                            |
| 2        | Static burn-in I and II (method 1015)   | Required  | Not Required   | Required                           | Required                           |
| 3        | Same as line 1                          |   |  |                                    | 1*, 7* )                           |
| 4        | Dynamic burn-in (method 1015)           | Not Required  | Not Required   | Not Required                       | Required                           |
| 5        | Same as line 1                          |   |  |                                    | 1*, 7* )                           |
| 6        | Final electrical parameters             | 1*, 2, 3, 7*, 8A, 8B, 9, 10, 11                                     | 2, 8A, 10  | 1*, 2, 3, 7*, 8A, 8B, 9, 10, 11    | 1*, 2, 3, 7*, 8A, 8B, 9, 10, 11    |
| 7        | Group A test parameters                 | 1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11                                  | 2, 8A, 10  | 1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11 | 1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11 |
| 8        | Group C end-point electrical parameters | 2, 3, 7, 8A, 8B   | 1, 2, 3, 7, 8A, 8B   | 1, 2, 3, 7, 8A, 8B                 | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 )    |
| 9        | Group D end-point electrical parameters | 2, 3, 8A, 8B  |  | 2, 3, 8A, 8B                       | 2, 3, 8A, 8B                       |
| 10       | Group E end-point electrical parameters | 1, 7, 9   |  | 1, 7, 9                            | 1, 7, 9                            |

- 1/ Blank spaces indicate tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
- 4/ \* indicates PDA applies to subgroup 1 and 7.
- 5/ \*\* see 4.4.1e.
- 6/ ) indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- 7/ See 4.4.1d.

TABLE IIB. Delta limits at +25

| Parameter 1/ | Device types                          |
|--------------|---------------------------------------|
|              | All                                   |
| ICCO standby | ± 1 mA of specified limit in table I. |
| IL           | ± 1 FA of specified limit in table I. |

- 1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

|   |                   |                |                    |
|---|-------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b>  |
|   |                   | REVISION LEVEL | SHEET<br><b>36</b> |

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.3 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes N, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25EC \pm 5EC$ , after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

4.5 Delta measurements for device class V. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.

6.4 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331.

|                 |       |                     |
|-----------------|-------|---------------------|
| V <sub>CC</sub> | ----- | SUPPLY VOLTAGE (V). |
| GND             | ----- | GROUND              |
| CCLK            | ----- | CONFIGURATION CLOCK |
| DONE            | ----- | DONE                |
| PROGRAM         | ----- | PROGRAM             |
| RCLK            | ----- | READ CLOCK.         |
| M0              | ----- | MODE 0              |
| M1              | ----- | MODE 1              |
| M2              | ----- | MODE 2              |

|   |                   |                |                    |
|---|-------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | <b>SIZE<br/>A</b> |                | <b>5962-98513</b>  |
|   |                   | REVISION LEVEL | SHEET<br><b>37</b> |

6.5 Abbreviations, symbols, and definitions - Continued.

[查询"5962-9851301NTB"供应商](#)

|           |       |   |
|-----------|-------|---|
| TDC       | ----- | TEST DATA OUTPUT  |
| TDI       | ----- | TEST DATA IN  |
| TCK       | ----- | TEST CLOCK  |
| TMS       | ----- | TEST MODE SELECT  |
| HDC       | ----- | HIGH DURING CONFIGURATION   |
| LDC       | ----- | LOW DURING CONFIGURATION  |
| RTRIG     | ----- | READ TRIGGER.   |
| INIT      | ----- | INIT  |
| GCK1-GCK8 | ----- | GLOBALLow-Skew buffer   |
| CSO       | ----- | CHIP SELECT, WRITE  |
| CS1       | ----- | CHIP SELECT, WRITE  |
| WS        | ----- | WRITE STROBE  |
| RS        | ----- | READ STROBE   |
| A0-A21    | ----- | ADDRESS   |
| D0-D7     | ----- | DATA  |
| DIN       | ----- | DATA INPUT  |
| DOUT      | ----- | DATA OUTPUT   |
| I/O       | ----- | INPUT/OUTPUT  |
| RDY/BUSY  | ----- | During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin. |

6.5.1 Timing limits. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time ( even though most devices do not require it ). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes N, Q, and V. Sources of supply for device classes N, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

6.7 Additional operating data.

- a. Power on delay is  $2^{14}$  cycles from the non-master mode. This provides 11 to 33 ms of wait time.
- b. Power on delay is  $2^{16}$  cycles for the master mode. This provides 43 to 130 ms of wait time.
- c. Clear is 375 cycles  $\pm 25$  cycles and may take as long as 250 to 750  $\mu$ s.
- d. During normal power up,  $V_{CC}$  must rise from 2.0 V to  $V_{CC}$  minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

|   |                  |                |                    |
|---|------------------|----------------|--------------------|
| <b>STANDARD<br/>MICROCIRCUIT DRAWING<br/>DEFENSE SUPPLY CENTER COLUMBUS<br/>COLUMBUS, OHIO 42316-5000</b> | SIZE<br><b>A</b> |                | <b>5962-98513</b>  |
|   |                  | REVISION LEVEL | SHEET<br><b>38</b> |

DATE: 98-12-16

Approved sources of supply for SMD 5962-98513 are listed below for immediate acquisition only and shall be added to QML-38535 and MIL-HDBK-103 during the next revisions. QML-38535 and MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revisions of QML-38535 and MIL-HDBK-103.

| Standard microcircuit drawing PIN <u>1/</u> | Vendor CAGE number | Vendor similar PIN <u>2/</u> |
|---|--------------------|------------------------------|
| 5962-9851301QXC                             | 68994              | XQ4013XL-3PG223B             |
| 5962-9851301QYC                             | 68994              | XQ4013XL-3CB228B             |
| 5962-9851301QZC                             | 68994              | XQ4013XL-3CB228B             |
| 5962-9851301NUA                             | <u>3/</u>          | XQ4013XL-3G256N              |
| 5962-9851301NTB                             | 68994              | XQ4013XL-3PQ240N             |

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available at time of document release, should be available 1st quarter of 1999.

Vendor CAGE  
number

68994

Vendor name  
and address

Xilinx, Incorporated  
2100 Logic Drive  
San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.