



## Bi-CMOS LSI

# LV24010LP — Compact Portable Equipment 1-Chip FM+RDS Tuner IC

## Overview

The LV24010LP is single-chip FM radio with RDS tuner IC that requires absolutely no external components. This design was achieved by combining Sanyo BiCMOS process technology, Sanyo packaging technology, and filtering circuit technology developed by Semiconductor Ideas to the Market (ItoM) B.V.

## Functions

- FM FE.
- FM IF.
- MPX stereo decoder.
- Tuning.
- Standby.
- RDS.

## Specifications

### Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage	V <sub>CC</sub> max	Analog block supply voltage	5.0	V
	V <sub>DD</sub> max	Digital block supply voltage	4.5	V
Maximum input voltage	V <sub>IN1</sub> max	Clock, Data, NR-W	V <sub>DD</sub> +0.3	V
	V <sub>IN2</sub> max	Extenal_clk_in	V <sub>DD</sub> +0.3	V
Allowable power dissipation	Pd max	Ta≤70°C *	140	mW
Storage temperature	Tstg		-40 to +125	°C
Operating temperature	Topr		-20 to +70	°C

\*: With 40 × 50 × 0.8mm<sup>3</sup>, glass epoxy substrate

### Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	unit
Recommended supply voltage	V <sub>CC</sub>	Analog block supply voltage	3.0	V
	V <sub>DD</sub>	Digital block supply voltage	3.0	V
Operating supply voltage range	V <sub>CC op</sub>		2.7 to 5.0	V
	V <sub>DD op</sub>		2.5 to 4.0	V
	V <sub>IO op</sub>	Interface voltage	1.8 to 4.0	V

Note: The application voltage of V<sub>IO</sub> to be used must be either equal to V<sub>DD</sub> or the V<sub>DD</sub> value or less (V<sub>IO</sub> ≤ V<sub>DD</sub>).

■ Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.

■ SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

## LV24010LP

**Electrical Characteristics** at Ta = 25°C, VCC = 3.0V, VDD = 3.0V, in the measuring circuit specified, Soft Mute/Stereo = off  
 查询“LV24010LP”供应商

Parameter	Symbol	Conditions	Ratings			unit
			min	typ	max	
Current drain (in operation)	I <sub>CCA</sub>	Measurement at pin 23 with 60 dB <sub>μ</sub> input in the analog block, Monaural input		15	19	mA
	I <sub>CCD</sub>	Measurement at pins 27 and 40 with 60 dB <sub>μ</sub> input in the digital block	0.2	0.4	0.8	mA
Current drain (in standby)	I <sub>CCA</sub>	Measurement at pin 23 in the standby mode of the analog block		3	30	μA
	I <sub>CCD</sub>	Measurement at pins 27 and 40 in the standby mode of the digital block.		3	30	μA
FM receive band	F_range		76		108	MHz
<b>FM receive characteristics; MONO:</b> fc = 80MHz, fm = 1kHz, 22.5kHzdev. Note that Soft_stereo, Soft_and mute functions are OFF.						
3dB sensitivity	-3dB LS	60dB <sub>μ</sub> V, 22.5kHzdev output standard, -3dB input -3dB.		13	20	dB <sub>μ</sub> V EMF
Practical sensitivity 1	QS1	Input level with S/N = 30dB, Deemphasis = 75μs SG open display		10	17	dB <sub>μ</sub> V EMF
Practical sensitivity 2 (Reference)	QS2	Input level with S/N = 26dB, Deemphasis = 75μs, SG terminal display		1.25		μV
Demodulation output	Vo	60dB <sub>μ</sub> V, pin 11 output	50	70	110	mV
Channel balance	CB	60dB <sub>μ</sub> V, pin 11 output / pin 12 output	-2	0	2	dB
Signal-to-noise ratio	S/N	60dB <sub>μ</sub> V, pin 11 output	48	58		dB
Total harmonic distortion 1(MONO)	THD1	60dB <sub>μ</sub> V, pin 11 output, 22.5kHzdev		0.4	1.5	%
Total harmonic distortion 2(MONO)	THD2	60dB <sub>μ</sub> V, pin 11 output, 75kHzdev		1.3	3	%
Field intensity display level	FS	Input level at which FS1 changes to FS2	6	16	26	dB <sub>μ</sub>
Mute attenuation	Mute-Att	60dB <sub>μ</sub> V, pin 11 output	60	70		dB
<b>FM receive characteristics; STEREO:</b> fc = 80MHz, fm = 1kHz, V <sub>IN</sub> = 60dB <sub>μ</sub> V, L+R = 30% (22.5kHz), Pilot = 10% (7.5kHzdev)						
Separation	SEP	L-mod, pin 11 output / pin 12 output	20	35		dB
Total harmonic distortion (Main)	THD-ST	Main-mod (for L+R input), pin 11 / pin 12 output, IHF_BPF		0.6	1.8	%
<b>RDS characteristics</b>						
RDS_center frequency	f <sub>cen</sub>	Adjustment accuracy of RDS_VCO DAC value. (Adjustment accuracy of free_run frequency)	56.5	57.0	57.5	kHz
-3dB bandwidth	BW-3dB	Bandwidth of BPF to 57KHZ Center frequency. Set Block4 register 06h of Bit3-2 (RDSBW) to "11" ( ) is not guarantee value. Just for Reference value	(3.0)	5.5	(7.0)	kHz
RDS Current drain	I <sub>rds</sub>	RDS current value at RDS Enable/Disable		2	4	mA

The output level is set to the VOL = 14 when the block 2, register 09h of control register map has the bit 3,2,1,0 = "0010"  
 In other cases:

- The IF\_OSC frequency must be adjust to 140kHz with DAC of block 1, register 05h.
- The IF\_CENTER set bit value (block 2, register 03h) applies to same DAC value of IF\_OSC.
- The IF\_BW set bit value (block2, register 05h) applies to the setting of the value 65% of the IF\_OSC set bit value.
- The RDS\_OSC frequency must be adjust to 114kHz with DAC of block 4, register 07h.
- The RDS\_FLTDAC (block 4, register 03h) set bit value applies to the setting of value 95% of RDS\_OSC set bit value.

# LV24010LP

Interface Block Allowable Operation Range at Ta = -20 to +70°C, VSS = 0V


Parameter	Symbol	Conditions	Ratings			unit
			min	typ	max	
Supply voltage	V <sub>DD</sub>		2.5		4.0	V
Digital block input	V <sub>IH</sub>	High-level input voltage range	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IL</sub>	Low-level input voltage range	0		0.6	V
Digital block output	I <sub>OL</sub>	Output current at Low level	2.0			mA
	V <sub>OL</sub>	Output voltage at Low level I <sub>OL</sub> = 2mA			0.6	V
Clock input operating frequency	fclk	(Pin 29) clock frequency for 3wire_bus			0.7	MHz
External clock operating frequency	fclk_ext	(Pin 31) clock frequency for external input	32k		14M	Hz

Note: External clock input (pin 31) allows also input of the sine wave signal.

## Package Dimensions

unit : mm


3302A



# LV24010LP

## Block Diagram

[查询"LV24010LP"供应商](#)



MSB05042

# LV24010LP

## Pin Function

[查询"LV24010LP"供应商](#)


Pin No.	Pin name	Description	DC_bias	Remark
1	GND	GND (Analog and Digital GND)		
2	NC			Do not connect.
3	NC			Do not connect.
4	FM-ANT1	Antenna input		
5	FM-ANT2	Antenna GND		Connect to GND.
6	GND	GND (Analog and Digital GND)		
7	NC			Do not connect.
8	NC			Do not connect.
9	NC			Do not connect.
10	NC			Do not connect.
11	LINE-OUT-L	Radio Lch Line-output	1.2V	
12	LINE-OUT-R	Radio Rch Line-output	1.2V	
13	Package-GND	GND for Package-shield		
14	Package-GND	GND for Package-shield		
15	Package-GND	GND for Package-shield		
16	Package-GND	GND for Package-shield		
17	Package-GND	GND for Package-shield		
18	Package-GND	GND for Package-shield		
19	NC			Do not connect.
20	NC			Do not connect.
21	MPX	MPX-signal output	V <sub>CC</sub> -0.3V	
22	NC			Do not connect.
23	V <sub>CC</sub>	Analog supply voltage		
24	NC			Do not connect.
25	V <sub>stabi.</sub>	Stabilizer voltage	2.7V	
26	NC			Do not connect.
27	V <sub>DD</sub>	Digital supply voltage		
28	NR_W	Digital interface Read/Write		
29	DATA	Digital interface DATA		
30	CLOCK	Digital interface Clock		
31	CLK_IN	Reference clock-source input for measurement		Connect to GND if not used.
32	NC			Do not connect.
33	Package-GND	GND for Package-shield		
34	Package-GND	GND for Package-shield		
35	Package-GND	GND for Package-shield		
36	Package-GND	GND for Package-shield		
37	Package-GND	GND for Package-shield		
38	Package-GND	GND for Package-shield		
39	NC			Do not connect.
40	V <sub>I/O</sub>	Digital interface supply voltage		

# LV24010LP

## Timing Diagram

[查询"LV24010LP"供应商](#)


### Write timing



OMT05002

Symbol	Parameter	Ratings			unit
		min	typ	max	
$t_w$	Delay from command to data	750			ns
$t_{DL}$	Delay from data stable to data latch time	750			ns
$t_{HD}$	Data Hold time	750			ns
$t_{CH}$	Clock High-level time	750			ns
$t_{CL}$	Clock Low-level time	750			ns


### Read timing



OMT05003

Symbol	Parameter	Ratings			unit
		min	typ	max	
$t_w$	Delay from command to 1st data bit	350			ns
$t_{SU}$	Data Setup time			350	ns
$t_{HD}$	Data hold time			350	ns

### External clock timing (Pin 31)



OMT05004

Symbol	Parameter	Ratings			unit
		min	typ	max	
$t_{CH}$	Clock High-level time	35			ns
$t_{CL}$	Clock Low-level time	35			ns

# LV24010LP

## Digital interface specification (Interface specification: reference)

[查询“LV24010LP”供应商](#)

### (1) 3-wire bus (For communication line)

Access to the LV24010 is done through the 3-wire bus:

- CLOCK** Data strobe, input to the LV24010
- NR\_W** Command (Write or read data), input to the LV24010
- DATA** Bi-directional pin: input to the LV24010 when NR\_W is high, output from the LV24010 when NR\_W is low.

The LV24010 can be configured to generate interrupt through the DATA-line. When interrupt mode is selected, care should be taken that the DATA-line connection to the application micro-controller also supports interrupt.

When the required timing window for frequency measurements is not generated by the application micro-controller, an external clock must be connected to CLK\_IN pin of the LV24010

### (2) Register map (For register map)

The LV24020 registers are divided in 2 blocks:

Block 01h	Status and measurement
Block 02h	Radio Control
Block 04h	RDS control

To access a register in a block, the block must be first selected by writing the block number to the BLK\_SEL register. Block selection can be skipped for subsequent accesses to other registers in the same block.

The mapping is as follows:

Block	Address	Register name	Access	Operation
01h	00h	CHIP_ID	R	Chip identification
	01h	BLK_SEL	W	Block Select
	02h	MSRC_SEL	W	Measure source select
	03h	FM_OSC	W	DAC control for FM-RF oscillator
	04h	SD_OSC	W	DAC control for stereo decoder oscillator
	05h	IF_OSC	W	DAC control for IF oscillator
	06h	CNT_CTRL	W	Counter control
	07h	NA	-	
	08h	IRQ_MSK	W	Interrupt mask
	09h	FM_CAP	W	CAP bank control for RF-frequency
	0Ah	CNT_L	R	Counter value low byte
	0Bh	CNT_H	R	Counter value high byte
	0Ch	CTRL_STAT	R	Control status
	0Dh	RADIO_STAT	R	Radio station status
	0Eh	IRQ_ID	R	Interrupt identify
0Fh	IRQ_OUT	W	Set Interrupt on DATA-line	
02h	01h	BLK_SEL	W	Access register 01h of block 1
	02h	RADIO_CTRL1	W	Radio control 1
	03h	IF_CENTER	W	IF Center Frequency
	04h	NA	W	
	05h	IF_BW	W	IF Bandwidth
	06h	RADIO_CTRL2	W	Radio Control 2
	07h	RADIO_CTRL3	W	Radio control 3
	08h	STEREO_CTRL	W	Stereo Control
	09h	AUDIO_CTRL1	W	Audio Control 1
	0Ah	AUDIO_CTRL2	W	Audio Control 1
	0Bh	PW_SCTRL	W	Power and soft control
04h	01h	BLK_SEL	W	Access register 01h of block 1
	03h	RDS_FLTDAC	W	DAC control for RDS filter
	04h	RDAT_L	R	Demodulated RDS data - low byte
	05h	RDAT_H	R	Demodulated RDS data - high byte
	06h	RDS_CTRL	W	RDS control
	07h	RDS_OSC	W	DAC control for RDS PLL oscillator
	08h	NA	-	
	09h	RDS_INPS	W	RDS input setting

Registers with blank column are not defined and should not be accessed.

# LV24010LP

## (3) Register description (For each register content)

[查询 LV24010LP 供应商](#)

### Block x, Register 01h - BLK\_SEL - Block Select register (Write Only)

7	6	5	4	3	2	1	0
BN[7:0]							
bit 7-0: <b>BN[7:0]</b> : 8-bit block number. For LV24010, the following numbers are valid: 01h. 02h. 04h.							
<b>Note:</b> This register can be accessed from any block.							

### Block 1, Register 00h - CHIP\_ID - Chip identify register (Read Only)

7	6	5	4	3	2	1	0
ID[7:0]							
bit 7-0: <b>ID[7:0]</b> : 8-bit chip ID. The following ID's are defined: 0Bh for LV24010.							

### Block 1, Register 02h - MSRC\_SEL - Measurement Source Select Register (Write-only)

7	6	5	4	3	2	1	0
MSR_O	AFC_LVL	AFC_SPD	Reserved	Reserved	MSS_SD	MSS_FM	MSS_IF
bit 7: <b>MSR_O</b> : Output measure source to DATA-pin. 0 = Measuring source not available at DATA-pin (normal operation). 1 = Measuring source available at DATA-pin (test mode).							
bit 6: <b>AFC_LVL</b> : AFC trigger level. 0 = AFC is always active (trigger at 0dB $\mu$ V). 1 = AFC is only active when field strength is above 20dB $\mu$ V.							
bit 5: <b>AFC_SPD</b> : AFC speed. 0 = AFC adjusts with 3Hz speed. 1 = AFC adjusts with 8kHz speed (test mode).							
bit 4: <b>Reserved</b> : Must be programmed with 0.							
bit 3: <b>Reserved</b> : Must be programmed with 0.							
bit 2: <b>MSS_SD</b> : Stereo decoder oscillator measurement. 0 = Disable stereo decoder oscillator measurement. 1 = Enable stereo decoder oscillator measurement.							
bit 1: <b>MSS_FM</b> : FM RF oscillator measurement. 0 = Disable FM RF oscillator measurement. 1 = Enable FM RF oscillator measurement.							
bit 0: <b>MSS_IF</b> : IF oscillator measurement. 0 = Disable IF oscillator measurement. 1 = Enable IF oscillator measurement.							
<b>Note:</b> - Only one of the measurement source MSS_xx bits may be set at a time. - The FM RF frequency is divided by 256 before it goes to the measuring circuitry.							

### Block 1, Register 03h - FM\_OSC - FM RF Oscillator Register (Write-only)

7	6	5	4	3	2	1	0
FMOSC[7:0]							
bit 7-0: <b>FMOSC[7:0]</b> : DAC value to control the FM RF oscillator (fine step)							
<b>Note:</b> - Positive DAC control (i.e. the frequency increases with the register's value). - See also FM_CAP register.							

# LV24010LP

## Block 1, Register 04h - SD\_OSC - Stereo Decoder Oscillator Register (Write-only)

7	6	5	4	3	2	1	0
SDOSC[7:0]							
bit 7-0: <b>SDOSC[7:0]</b> : DAC value to control the stereo decoder oscillator.							
<b>Note:</b> Positive DAC control (i.e. the frequency increases with the register's value)							

## Block 1, Register 05h - IF\_OSC - IF Oscillator Register (Write-only)

7	6	5	4	3	2	1	0
IFOSC[7:0]							
bit 7-0: <b>IFOSC[7:0]</b> : DAC value to control the IF oscillator.							
<b>Note:</b> Positive DAC control (i.e. the frequency increases with the register's value).							

## Block 1, Register 06h - CNT\_CTRL - Counters Control Register (Write-only)

7	6	5	4	3	2	1	0																											
CNT1_CLR	CTAB2	CTAB1	CTAB0	SWP_CNT_L	CNT_EN	CNT_SEL	CNT_SET																											
bit 7: <b>CNT1_CLR</b> : Clear counter 1 bit. 0 = Normal mode. 1 = Clear and keep counter 1 in reset mode.																																		
bit 6-4: <b>CTAB[2:0]</b> : Tab select for counter 2 measuring interval bits.																																		
<table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;"><u>Value</u></th> <th style="text-align: left;"><u>Dec.</u></th> <th style="text-align: left;"><u>Stop value</u></th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>0</td> <td>Stop after 2 counts.</td> </tr> <tr> <td>001b</td> <td>1</td> <td>Stop after 8 counts .</td> </tr> <tr> <td>010b</td> <td>2</td> <td>Stop after 32 counts.</td> </tr> <tr> <td>011b</td> <td>3</td> <td>Stop after 128 counts.</td> </tr> <tr> <td>100b</td> <td>4</td> <td>Stop after 512 counts.</td> </tr> <tr> <td>101b</td> <td>5</td> <td>Stop after 2048 counts.</td> </tr> <tr> <td>110b</td> <td>6</td> <td>Stop after 8192 counts.</td> </tr> <tr> <td>111b</td> <td>7</td> <td>Stop after 32768 counts.</td> </tr> </tbody> </table>								<u>Value</u>	<u>Dec.</u>	<u>Stop value</u>	000b	0	Stop after 2 counts.	001b	1	Stop after 8 counts .	010b	2	Stop after 32 counts.	011b	3	Stop after 128 counts.	100b	4	Stop after 512 counts.	101b	5	Stop after 2048 counts.	110b	6	Stop after 8192 counts.	111b	7	Stop after 32768 counts.
<u>Value</u>	<u>Dec.</u>	<u>Stop value</u>																																
000b	0	Stop after 2 counts.																																
001b	1	Stop after 8 counts .																																
010b	2	Stop after 32 counts.																																
011b	3	Stop after 128 counts.																																
100b	4	Stop after 512 counts.																																
101b	5	Stop after 2048 counts.																																
110b	6	Stop after 8192 counts.																																
111b	7	Stop after 32768 counts.																																
bit 3: <b>SWP_CNT_L</b> : Swap counter 1 and counter 2 bit (Active low). 0 = Clock source 1 to counter 2, clock source 2 to counter 1 (swapping) 1 = Clock source 1 to counter 1, clock source 2 to counter 2 (no swap)																																		
bit 2: <b>CNT_EN</b> : Enable the currently selected counter bit. 0 = Disable counter (stop counting). 1 = Enable counter (counting mode).																																		
bit 1: <b>CNT_SEL</b> : counter select bit. 0 = Select counter 1 for measurement. 1 = Select counter 2 for measurement.																																		
bit 0: <b>CNT_SET</b> : Set counters bit. 0 = Normal mode. 1 = Set both counter 1 and counter 2 to FFFFh and keep them set.																																		

# LV24010LP

## Block 1, Register 08h - IRQ\_MSK - Interrupt Mask Register (Write-only)

	7	6	5	4	3	2	1	0
	Reserved	IM_MS	Reserved	Reserved	IRQ_LVL	IM_AFC	IM_FS	IM_CNT2
bit 7:	<b>Reserved:</b> Must be programmed with 0.							
bit 6:	<b>IM_MS:</b> Mono/Stereo interrupt mask bit. 0 = Disable mono/stereo change interrupt. 1 = Enable mono/stereo change interrupt.							
bit 5:	<b>Reserved:</b> Must be programmed with 0.							
bit 4:	<b>Reserved:</b> Must be programmed with 0.							
bit 3:	<b>IRQ_LVL:</b> Interrupt level select bit. 0 = Drive DATA-line from low to high when interrupt occurs (active high). 1 = Drive DATA-line from high to low when interrupt occurs (active low).							
bit 2:	<b>IM_AFC:</b> AFC out of range interrupt mask bit. 0 = Disable AFC out of range interrupt. 1 = Enable AFC out of range interrupt.							
bit 1:	<b>IM_FS:</b> Field strength change interrupt mask bit. 0 = Disable field strength change interrupt. 1 = Enable field strength change interrupt.							
bit 0:	<b>IM_CNT2:</b> Counter 2 counting done interrupt mask bit. 0 = Disable counter 2 counting done interrupt. 1 = Enable counter 2 counting done interrupt.							

## Block 1, Register 09h - FM\_CAP - FM RF Capacitor Bank Register (Write-only)

	7	6	5	4	3	2	1	0
	FMCAP[7:0]							
bit 7-0:	<b>FMCAP[7:0]:</b> CAP bank value to control the FM RF frequency (coarse steps)							
<b>Note:</b>	<ul style="list-style-type: none"> <li>- 7½ bit CAP value (Bit[7:6]: Combination 10b and 01b results in the same CAP-range).</li> <li>- Negative control: de RF frequency decreases when increasing the register's value.</li> <li>- See also FM_OSC register.</li> </ul>							

## Block 1, Register 0Ah - CNT\_L - Counter Value Low Register (Read-only)

	7	6	5	4	3	2	1	0
	CNT_LSB[7:0]							
bit 7-0:	<b>CNT_LSB[7:0]:</b> Lower 8-bit value of the 16 bit counter							

## Block 1, Register 0Bh - CNT\_H - Counter Value High Register (Read-only)

	7	6	5	4	3	2	1	0
	CNT_MSB[7:0]							
bit 7-0:	<b>CNT_MSB[7:0]:</b> Upper 8-bit value of the 16 bit counter							

## Block 1, Register 0Ch - CTRL\_STAT - Control Status Register (Read-only)

	7	6	5	4	3	2	1	0
	REV3	REV2	REV1	REV0	Reserved	Reserved	COV_FLG	AFC_FLG
bit 7-4:	<b>REV[3:0]:</b> should be read as 0Dh.							
bit 3-1:	<b>Reserved[1:0]:</b> should be read as all 1							
bit 1:	<b>COV_FLG:</b> counter overflow flag. 0 = No overflow of the internal counter. 1 = The last counting loop causes overflow of the internal counter.							
bit 0:	<b>AFC_FLG:</b> AFC out of range bit 0 = AFC is within control range. 1 = AFC is out of control range.							
<b>Note:</b>	<ul style="list-style-type: none"> <li>- Reading this register will clear AFC, count 2 done interrupt.</li> <li>- COV_FLG is clear when CLR_CNT1 bit of CNT_CTRL register is high.</li> </ul>							

# LV24010LP

## Block 1, Register 0Dh - RADIO\_STAT - Radio Station Status Register (Read-only)

7	6	5	4	3	2	1	0
RSS_MS	RSS_FS						
<p>bit 7:                   <b>RSS_MS</b>: Radio station mono/stereo state bit.                                      0 = Mono.                                      1 = Stereo.</p> <p>bit 6-0:               <b>RSS_FS[6:0]</b>: Radio station field strength bits.                                      1111111b = Field strength less than 10dB<math>\mu</math>V.                                      0111111b = Field strength between 10 to 20dB<math>\mu</math>V.                                      0011111b = Field strength between 20 to 30dB<math>\mu</math>V.                                      0001111b = Field strength between 30 to 40dB<math>\mu</math>V.                                      0000111b = Field strength between 40 to 50dB<math>\mu</math>V.                                      0000011b = Field strength between 50 to 60dB<math>\mu</math>V.                                      0000001b = Field strength between 60 to 70dB<math>\mu</math>V.                                      0000000b = Field strength above 70dB<math>\mu</math>V.</p> <p><b>Note:</b> Reading this register will clear field strength and mono/stereo interrupt.</p>							

## Block 1, Register 0Eh - IRQ\_ID - Interrupt Identify Register (Read-only)

7	6	5	4	3	2	1	0
Reserved	II_RDS	II_CNT2	Reserved	II_AFC	Reserved	Reserved	II_FS_MS
<p>bit 7:                   <b>Reserved</b>: should be read as 1.</p> <p>bit 6:                   <b>II_RDS</b>: RDS data available interrupt.                                      0 = No counting 2 counting done interrupt.                                      1 = Measuring with counter 2 is done.</p> <p>bit 5:                   <b>II_CNT2</b>: Counter 2 counting done flag.                                      0 = No counting 2 counting done interrupt.                                      1 = Measuring with counter 2 is done.</p> <p>bit 4:                   <b>Reserved</b>: should be read as 0.</p> <p>bit 3:                   <b>II_AFC</b>: AFC out of range interrupt bit.                                      0 = No AFC interrupt.                                      1 = AFC fails to hold the RF-frequency in range.</p> <p>bit 2:                   <b>Reserved</b>: should be read as 0.</p> <p>bit 1:                   <b>Reserved</b>: should be read as 0.</p> <p>bit 0:                   <b>II_FS_MS</b>: Field strength and Mono/stereo interrupt bit.                                      0 = No change in either the field strength or the mono/stereo mode.                                      1 = Change in field strength bits detected or mono/stereo mode has changed.</p>							

## Block 1, Register 0Fh - IRQ\_OUT - Set Interrupt Out Register (Write Only)

7	6	5	4	3	2	1	0
IRQO_VAL[7:0]							
<p>bit 7-0:               <b>IRQO_VAL[7:0]</b>: Write any value to this register will select the interrupt as output on the DATA-line of the LV24010 (the DATA-line can then be used as interrupt pin)</p>							

# LV24010LP

## Block 2, Register 02h - RADIO\_CTRL1 - Radio Control 1 Register (Write-only)

7	6	5	4	3	2	1	0
EN_MEAS	EN_AFC	Reserved	Reserved	DIR_AFC	RST_AFC	Reserved	Reserved
bit 7: <b>EN_MEAS</b> : Enable measurement bit. 0 = Normal mode. 1 = Measurement mode.							
bit 6: <b>EN_AFC</b> : Enable AFC bit. 0 = Disable AFC. 1 = Enable AFC.							
bit 5: <b>Reserved</b> : should be written with 0.							
bit 4: <b>Reserved</b> : should be written with 1.							
bit 3: <b>DIR_AFC</b> : AFC direction bit . 0 = AFC normal direction. 1 = AFC reverse direction (for test purpose).							
bit 2: <b>RST_AFC</b> : Reset AFC bit. 0 = Normal operation. 1 = Reset AFC to the middle of the control range.							
bit 1: <b>Reserved</b> : should be written with 1.							
bit 0: <b>Reserved</b> : should be written with 1.							

## Block 2, Register 03h - IF\_CENTER - IF Center Frequency Register (Write-only)

7	6	5	4	3	2	1	0
IFCOSC[7:0]							
bit 7-0: <b>IFCENT[7:0]</b> : Value for centering the IF frequency .							

## Block 2, Register 05h - IF\_BW - IF Bandwidth Register (Write-only)

7	6	5	4	3	2	1	0
IFBW[7:0]							
Bit 7-0: <b>IFBW[7:0]</b> : Value for IF bandwidth.							

## Block 2, Register 06h - RADIO\_CTRL2 - Radio Control 2 Register (Write-only)

7	6	5	4	3	2	1	0
VREF2	VREF	STABI_BP	IF_PM_L	Reserved	Reserved	AGCSP	AM_ANT_BSW
bit 7: <b>VREF2</b> : VREF2 control bit. 0 = VREF2 is ON. 1 = VREF2 is OFF.							
bit 6: <b>VREF</b> : VREF control bit. 0 = VREF is ON. 1 = VREF is OFF.							
bit 5: <b>STABI_BP</b> : Stabi Bypass bit. 0 = Internal voltage is V <sub>stabi</sub> (normal operation). 1 = Internal voltage is V <sub>CC</sub> (stabi bypassed).							
bit 4: <b>IF_PM_L</b> : IF PLL mute bit. 0 = IF PLL mute on (presetting IF mode). 1 = IF PLL mute off (normal operation mode).							
bit 3: <b>Reserved</b> : should be written with 0.							
bit 2: <b>Reserved</b> : should be written with 0.							
bit 1: <b>AGCSP</b> : AGC speed control bit. 0 = Normal speed. 1 = High speed.							
<b>Note:</b> Turn on this bit will speed up the field strength measurement (fast tuning).							
bit 0: <b>Reserved</b> : should be written with 0.							

# LV24010LP

## Block 2, Register 07h - RADIO\_CTRL3 - Radio Control 3 Register (Write-only)

7	6	5	4	3	2	1	0
AGC_SLVL	VOLSH	Reserved	AMUTE_L	SE_FM	Reserved	Reserved	Reserved
<p>bit 7:           <b>AGC_SLVL</b>: AGC set level bit. This bit must be set to 1 for normal operation mode.</p> <p>bit 6:           <b>VOLSH</b>: Volume level shift bit. 0 = Normal volume level. 1 = Increase volume of 12dB.</p> <p>bit 5:           <b>Reserved</b>: should be written with 0.</p> <p>bit 4:           <b>AMUTE_L</b>: Audio mute bit. 0 = Audio muted. 1 = Audio not muted.</p> <p>bit 3:           <b>SE_FM</b>: FM radio select bit. 0 = Disable FM radio. 1 = Enable FM radio.</p> <p>bit 2:           <b>Reserved</b>: should be written with 0.</p> <p>bit 1:           <b>Reserved</b>: should be written with 0.</p> <p>bit 0:           <b>Reserved</b>: should be written with 0.</p>							

## Block 2, Register 08h - STEREO\_CTRL - Stereo Control Register (Write-only)

7	6	5	4	3	2	1	0
FRCST	FMCS[2:0]			AUTOSSR	DELTA_TN	SD_PM	ST_M
<p>bit 7:           <b>FRCST</b>: Force stereo bit. 0 = Normal mode. 1 = Force stereo mode for test.</p> <p>bit 6-4:       <b>FMCS[2:0]</b>: FM channel separation bits. 0...7 = FM channel separation level.</p> <p>bit 3:           <b>AUTOSSR</b>: Auto stereo slew rate enable bit. 0 = Disable stereo auto slew rate. 1 = Enable stereo auto slew rate.</p> <p>bit 2:           <b>DELTA_TN</b>: Delta tune bit. 0 = Decrease delta tune. 1 = Normal delta tune.</p> <p>bit 1:           <b>SD_PM</b>: Stereo decoder PLL mute bit. 0 = Stereo decoder PLL not muted (normal operation). 1 = Stereo decoder PLL is muted (presetting mode).</p> <p>bit 0:           <b>ST_M</b>: FM stereo/mono mode bit. 0 = Stereo mode. 1 = Mono mode.</p>							

## Block 2, Register 09h - AUDIO\_CTRL1 - Audio Control 1 Register (Write-only)

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	VOL_LVL			
<p>bit 7-4:       <b>Reserved</b>: should be written with 0</p> <p>bit 3-0:       <b>VOL_LVL</b>: volume level bits 1111b = Minimum volume level. 0000b = Maximum volume level. Each level is about 3dB volume adjustment.</p>							

# LV24010LP

## Block 2, Register 0Ah - AUDIO\_CTRL2 - Audio Control 2 Register (Write-only)

7	6	5	4	3	2	1	0
Reserved	Reserved	DEEMP	Reserved	Reserved	Reserved	Reserved	Reserved
bit 7-6: <b>Reserved:</b> should be written with 11b. bit 5: <b>DEEMP:</b> De-emphasis bit. 0 = De-emphasis 50μs. 1 = De-emphasis 75μs. bit 4-0: <b>Reserved:</b> should be written with 00000b.							

## Block 2, Register 0Bh - PW\_SCTRL - Power and Soft Control Register (Write-only)

7	6	5	4	3	2	1	0
SS_CTRL			SM_CTRL			Reserved	PW_RAD
bit 7-5: <b>SS_CTRL:</b> Soft stereo control bits (8 levels). 000b = Minimal soft stereo (off). 111b = Maximal soft stereo level. bit 4-2: <b>SM_CTRL:</b> Soft audio mute bits (8 levels). 000b = Minimal audio mute (off). 111b = Maximal soft audio mute level. bit 1: <b>Reserved:</b> should be written with 0. bit 0: <b>PW_RAD:</b> Radio circuitry power bit. 0 = Radio circuitry is switched OFF. 1 = Switch radio circuitry ON. <b>Note:</b> PW_RAD is 0 at power up.							

## Block 4, Register 03h - RDS\_FLTDAC - RDS Filter DAC Register (Write-only)

7	6	5	4	3	2	1	0
RFLTDAC[7:0]							
bit 7-0: <b>RFLTDAC[7:0]:</b> DAC value for RDS filter. <b>Note:</b> This register should be programmed with 95% of the value of RDS_OSC register.							

## Block 4, Register 04h - RDAT\_L - RDS Data Low Register (Read-only)

7	6	5	4	3	2	1	0
RD_L[7:0]							
bit 7-0: <b>RD_L[7:0]:</b> Low byte of the RDS data. <b>Note:</b> bit 0 contains the first received bit.							

## Block 4, Register 05h - RDAT\_H - RDS Data High Register (Read-only)

7	6	5	4	3	2	1	0
RD_H[7:0]							
bit 7-0: <b>RD_H[7:0]:</b> High byte of the RDS data. <b>Note:</b> bit 0 contains the first received bit.							

# LV24010LP

## Block 4, Register 06h - RDS\_CTRL - RDS Control Register (Write-only)

7	6	5	4	3	2	1	0
RDS_EN_L	RDS_PM	RDSLARG	RDSITG_L	RDSBW1	RDSBW0	RDCNT_EN	RDCNT_RS
<p>bit 7:                   <b>RDS_EN_L</b>: Enable RDS (active low).                                    0 = RDS is switched ON.                                    1 = RDS is switched OFF.</p> <p>bit 6:                   <b>RDS_PM</b>: RDS PLL mute bit.                                    0 = RDS PLL is un-muted (normal operation mode).                                    1 = RDS PLL is muted (calibration mode).</p> <p>bit 5:                   <b>RDSLARG</b>: RDS lock range.                                    0 = Normal lock range.                                    1 = Lock range × 2.</p> <p>bit 4:                   <b>RDSITG_L</b>: RDS integrator.                                    0 = Enable RDS integrator.                                    1 = Disable RDS integrator.</p> <p>bit 3-2:               <b>RDSBW[1:0]</b>: RDS Band Width Bits.                                    00 = RDS Bandwidth is 2.5 kHz.                                    01 = RDS Bandwidth is 3.5 kHz.                                    10 = RDS Bandwidth is 4.5 kHz.                                    11 = RDS Bandwidth is 5.5 kHz.</p> <p>bit 1:                   <b>RDCNT_EN</b>: Enable RDS received bit counter.                                    0 = Disable RDS counter.                                    1 = Enable RDS counter (normal mode).</p> <p><b>Note:</b> The RDS received bit counter should be enabled when RDS is enabled.</p> <p>bit 0:                   <b>RDCNT_RS</b>: Reset RDS received bit counter.                                    0 = Reset is switched OFF (normal mode).                                    1 = Reset is switched ON.</p> <p><b>Note:</b> Generate RDS counter reset by making this bit high then low. This will flush the received RDS data FIFO.</p>							

## Block 4, Register 07h - RDS\_OSC - RDS PLL Oscillator Register (Write-only)

7	6	5	4	3	2	1	0
RDOSC[7:0]							
<p>bit 7-0:               <b>RDOSC[7:0]</b>: DAC value for RDS PLL oscillator.</p> <p><b>Note:</b> Positive DAC control (i.e. the frequency increases with the register's value).</p>							

## Block 4, Register 09h - RDS\_INPS - RDS Input Setting Register (Write-only)

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	RGAIN	RVREF	MPXDIV	EN_RNH
<p>bit 7-4:               <b>Reserved</b>: Must be programmed with 0000b.</p> <p>bit 3:                   <b>RDS_PM</b>: RDS PLL mute bit.                                    0 = RDS PLL is un-muted (normal operation mode).                                    1 = RDS PLL is muted (calibration mode).</p> <p>bit 5:                   <b>RGAIN</b>: Gain control.                                    0 = 11 ×.                                    1 = 8 ×.</p> <p>bit 2:                   <b>RVREF</b>: Measure RDS Vref.                                    0 = Disable.                                    1 = Enable (test purpose only).</p> <p>bit 1:                   <b>MPXDIV</b>: MPX input divider.                                    0 = 1:3.                                    1 = 1:1.</p> <p>bit 0:                   <b>EN_RNH</b>: RDS notch.                                    0 = Disable.                                    1 = Enable.</p>							




# LV24010LP

## Recommended LV24010LP's PCB Layout Conditions

[查询"LV24010LP"供应商](#)


PCB substrate



\* This IC has an inductor for local oscillation on the bottom side of the package.

To enable coverage of the receive frequency range of 76MHz to 108MHz (according to the receive frequency 1 specification), it is requested to arrange the GND layer as the first layer on the PCB\_A face directly below the package bottom surface, as shown in the figure.

## Recommended PCB substrate layout



IC substrate\_LV24010LP

Recommended GND layer for PCB directly below IC

- For this SPL, the receive frequency is measured under above following conditions:
- The X-value can be freely set between Min = 2.2mm and Max = 3.8mm (The X-value for Sanyo Demo Board is 3.4mm).
- It is recommended to avoid provision of other wiring within 0.4mm from the lower layer of PCB\_GND as much as possible.

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, of otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 2006. Specifications and information herein are subject to change without notice.