



April 1988
Revised September 2000

29F52 • 29F53

8-Bit Registered Transceiver

General Description

The 29F52 and 29F53 are 8-bit registered transceivers. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-STATE output enable signals are provided for each register. The A₀–A₇ output pins are guaranteed to sink 24 mA while the B₀–B₇ output pins are designed for 64 mA.

The 29F53 is an inverting option of the 29F52. Both transceivers are AMD Am2952/2953 functional equivalents.

Features





- 8-bit registered transceivers
- Separate clock, clock enable and 3-STATE output enable provided for each register
- AMD Am2952/2953 functional equivalents
- Both inverting and non-inverting options available
- 24-Pin slimline package

Ordering Code:

Order Number	Package Number	Package Description
29F52SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
29F52SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
29F53SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols




29F52 • 29F53

Connection Diagrams


Pin Assignment for DIP and SOIC

29F52



Pin Assignment for DIP

29F53



Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A ₀ –A ₇	A-Register Inputs/ B-Register 3-STATE Outputs	3.5/1.083	70 μA/0.65 mA
B ₀ –B ₇	B Register Inputs/ A-Register 3-STATE Outputs	150/40 (33.3) 3.5/1.083	–3 mA/24 mA (20 mA) 70 μA/0.65 mA
OEA	Output Enable A-Register	600/106.6 (80)	–12 mA/64 mA (48 mA)
CPA	A-Register Clock	1.0/1.0	20 μA/–0.6 mA
CEA	A-Register Clock Enable	1.0/1.0	20 μA/–0.6 mA
OEB	Output Enable B-Register	1.0/1.0	20 μA/–0.6 mA
CPB	B-Register Clock	1.0/1.0	20 μA/–0.6 mA
CEB	B-Register Clock Enable	1.0/1.0	20 μA/–0.6 mA


Output Control

OE	Internal Q	Y-Output		Function
		29F52	29F53	
H	X	Z	Z	Disable Outputs
L	L	L	H	Enable Outputs
L	H	H	L	

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = HIGH Impedance
N = LOW-to-HIGH Transition
NC = No Change

Register Function Table (Applies to A or B Register)

Inputs			Internal Q	Function
D	CP	CE		
X	X	H	NC	Hold Data
L	N	L	L	Load Data
H	N	L	H	




29F52 • 29F53

29F52 • 29F53

Block Diagrams (Continued)

Block Diagrams (continued)



29F52 • 29F53


AC Electrical Characteristics

Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A = -55°C to +125°C V _{CC} = +5.0V C _L = 50 pF		T _A = 0°C to +70°C V _{CC} = +5.0V C _L = 50 pF		Units
		Min	Typ	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	3.0	5.5	7.5			2.5	8.5	ns
t _{PHL}	CPA or CPB to A _n or B _n	4.0	7.0	9.0			3.5	10.0	
t _{PZH}	Output Enable Time	2.5	5.5	7.5			2.0	8.5	ns
t _{PZL}	OEA or OEB to A _n or B _n	3.5	7.0	9.5			3.0	10.5	
t _{PHZ}	Output Disable Time	2.5	6.5	9.0			2.0	10.0	ns
t _{PLZ}	OEA or OEB to A _n or B _n	2.5	5.5	7.5			2.0	8.5	

AC Operating Requirements


Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V		T _A = -55°C to +125°C V _{CC} = +5.0V		T _A = 0°C to +70°C V _{CC} = +5.0V		Units
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.0				4.5		ns
t _S (L)	A _n or B _n to CPA or CPB	4.0				4.5		
t _H (H)	Hold Time, HIGH or LOW	2.0				2.5		ns
t _H (L)	A _n or B _n to CPA or CPB	2.0				2.5		
t _S (H)	Setup Time, HIGH or LOW	1.0				1.5		ns
t _S (L)	CEA or CEB to CPA or CPB	4.0				4.5		
t _H (H)	Hold Time, HIGH or LOW	2.0				2.5		ns
t _H (L)	CEA or CEB to CPA or CPB	2.0				2.5		
t _W (H)	Pulse Width, HIGH or LOW	3.0				3.5		ns
t _W (L)	CPA or CPB	3.0				3.5		

Physical Dimensions inches (millimeters) unless otherwise noted



**24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M24B**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com