

## Product Features

- Featuring **QiK Chip™** Technology
- From order to ship in 2 weeks
- Superior Jitter Performance (less than 0.25 ps RMS, 12 kHz - 20 MHz)
- SAW replacement - better performance
- Frequencies from 150 MHz to 1.4 GHz



QiK Chip™



## Product Description

The 210x series of oscillators are 5x7 mm oscillators designed with the QiK Chip™ technology. The QiK Chip™ technology was specifically designed for crystal based oscillators to provide low jitter performance (as low as 0.25 ps RMS) and a wide range of frequency support (150.00 MHz to 1.4 GHz) and provides a breakthrough in lean manufacturing enabling product to be provided in less than 2 weeks. The M210x provides design engineers with the stability needed in their advanced applications and supports the need for parts to be supplied quickly so that the rest of their circuit design can be solidified.

## Product Applications

- Telecommunications such as SONET / SDH / DWDM / FEC / SERDES / OC-3 thru OC-192
- 1-2-4-10 Gigabit Fibre Channel
- Wireless Base Stations / WLAN / Gigabit Ethernet
- Avionic Flight Controls
- Military Communications
- Clock and Data Recovery
- SD/HD Video
- FPGA/ASIC Clock Generation
- Test and Measurement Equipment

## Product Ordering Information

Ordering Information							
Product Series	M210	0	6	8	B	P	C 00.0000 MHz
Supply Voltage							0: 3.3 V 1: 2.5 V 2: 1.8 V
Temperature Range							2: -40°C to +85°C 6: -20°C to +70°C
Stability							4: ±50 ppm 3: 100 ppm 8: ±20 ppm
Enable/Disable							B: Enable High (pin 1) G: Enable High (pin 2) S: Enable Low (pin 1) M: Enable Low (pin 2) U: No Enable/Disable
Logic Type							P: LVPECL L: LVDS M: CML
Package/Lead Configuration							C: 5x7 mm Leadless (6 Pin) N: 5x7 mm Leadless (9 Pin - Contact Factory for availability)
Frequency (customer specified)							

M2100Sxxx, M2101Sxxx, M2102Sxxx & M2103Sxxx -  
Contact factory for datasheets.

## Performance Characteristics


PARAMETER	Symbol	Min.	Typ.	Max.	Units	Condition/Notes
<b>Frequency Range</b>	F	150	1400	MHz		See Note 1
<b>Operating Temperature</b>	T <sub>A</sub>					(See ordering information)
<b>Storage Temperature</b>	T <sub>S</sub>	-55		+125	°C	
<b>Frequency Stability</b>	ΔF/F					(See ordering information) See Note 2
<b>Aging</b>						
1st Year		-3		+3	ppm	
Thereafter (per year)		-1		+1	ppm	
<b>Supply Voltage</b>	V <sub>CC</sub>	1.71	1.8	1.89	V	LVDS/CML
		2.375	2.5	2.625	V	
		3.135	3.3	3.465	V	
<b>Input Current</b>	I <sub>CC</sub>			125	mA	LVPECL/LVDS/CML
<b>Load</b>						See Note 3 LVPECL Waveform LVDS/CML Waveform
<b>Symmetry (Duty Cycle)</b>		45		55	%	LVPECL – Vdd-1.3 V LVDS – 1.25 V
<b>Output Skew</b>			20		ps	LVPECL
			15		ps	CML
			20		ps	LVDS
<b>Differential Voltage</b>	V <sub>OD</sub>	250	350	450	mV	LVDS
	V <sub>OD</sub>	0.7	0.95	1.20	V <sub>PP</sub>	CML
<b>Common Mode Output Voltage</b>	V <sub>CM</sub>		1.2		V	LVDS
<b>Logic "1" Level</b>	V <sub>OH</sub>	V <sub>CC</sub> -1.02			V	LVPECL
<b>Logic "0" Level</b>	V <sub>OL</sub>			V <sub>CC</sub> -1.63	V	LVPECL
<b>Rise/Fall Time</b>	T <sub>R</sub> /T <sub>F</sub>		0.23	0.50	ns	@ 20/80% LVPECL
<b>Enable Function</b>				80% V <sub>CC</sub> min or N/C: Output active 0.5V max: Output disables to high-Z		Output Option B or G
				0.5V max or N/C: Output active 80% V <sub>CC</sub> min: Output disables to high-Z		Output Option S or M
<b>Start up Time</b>				10	ms	
<b>Phase Jitter @ 622.08 MHz</b>	φJ		0.25		ps RMS	Integrated 12 kHz – 20 MHz
<b>Phase Noise</b>						@ 622.08 MHz
10 Hz				-60		dBc/Hz
100 Hz				-97		dBc/Hz
1 KHz				-107		dBc/Hz
10 KHz				-116		dBc/Hz
100 KHz				-121		dBc/Hz
1 MHz				-134		dBc/Hz
10 MHz				-146		dBc/Hz
100 MHz				-148		dBc/Hz
<b>Mechanical Shock</b>		Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, ½ sinewave)				
<b>Vibration</b>		Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)				
<b>Hermeticity</b>		Per MIL-STD-202, Method 112, (1x10 <sup>8</sup> atm. cc/s of Helium)				
<b>Thermal Cycle</b>		Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)				
<b>Solderability</b>		Per EIAJ-STD-002				
<b>Max Soldering Conditions</b>		See solder profile, Figure 1				

Note 1: Contact factory for standard frequency availability over 945 MHz


Note 2: Stability is inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging for one year at 50°C mean ambient temperature.

Note 3: See Load Circuit Diagram in this Datasheet. Consult factory with nonstandard output load requirements.

## Phase Noise Plot




## Output Waveform




Output Waveform: LVDS/CML/PECL

## Product Dimension & Pinout Information



### SUGGESTED SOLDER PAD LAYOUT



## 6 Pad Standard Option

### PIN 1 ENABLE

- Pad1: Enable/Disable
- Pad2: N/C
- Pad3: Ground
- Pad4: Output Q (LVPECL,LVDS,CML)
- Pad5: Output  $\bar{Q}$  (LVPECL,LVDS,CML)
- Pad6: Vcc



### PIN 2 ENABLE

- Pad1: N/C
- Pad2: Enable/Disable
- Pad3: Ground
- Pad4: Output Q (LVPECL,LVDS,CML)
- Pad5: Output  $\bar{Q}$  (LVPECL,LVDS,CML)
- Pad6: Vcc

## 9 Pad Option



### PIN 1 ENABLE

- Pad1: Enable/Disable
- Pad2: N/C
- Pad3: Ground
- Pad4: Output Q (LVPECL,LVDS,CML)
- Pad5: Output  $\bar{Q}$  (LVPECL,LVDS,CML)
- Pad6: Vcc
- PadA: Do not connect!
- PadB: Do not connect!
- PadC: Do not connect!




### PIN 2 ENABLE

- Pad1: N/C
- Pad2: Enable/Disable
- Pad3: Ground
- Pad4: Output Q (LVPECL,LVDS,CML)
- Pad5: Output  $\bar{Q}$  (LVPECL,LVDS,CML)
- Pad6: Vcc
- PadA: Do not connect!
- PadB: Do not connect!
- PadC: Do not connect!



NOTE: These 3 pads must be isolated from any traces or vias appearing beneath this port.

### SUGGESTED SOLDER PAD LAYOUT



## M210x Series

5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML,  
Clock Oscillator

### Handling Information

Although protection circuitry has been designed into the M210x oscillator, proper precautions should be taken to avoid exposure to electrostatic discharge (ESD) during handling and mounting. MtronPTI utilizes a human-body model (HBM) and a charged-device model (CDM) for ESD-susceptibility testing and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used to define the mode. Although no industry-wide standard has been adopted for the CDM, a standard HBM (resistance = 1500 Ω, capacitance = 100 pF) is widely used and therefore can be used for comparison purposes. The HBM ESD threshold presented here was obtained using these circuit parameters.

Model	ESD Threshold, Minimum	Unit
Human Body	1500*	V
Charged Device	1500*	V

\* MIL-STD-833D, Method 3015, Class 1




### Quality Parameters

#### Environmental Specifications/Qualification Testing Performed on the M210 Clock Oscillator

Test	Test Method	Test Condition
Electrical Characteristics	Internal Specification	Per Specification
Frequency vs. Temperature	Internal Specification	Per Specification
Mechanical Shock	MIL-STD-202, Method 213, C	100 g's
Vibration	MIL-STD-202, Method 201-204	10 g's from 10-2000 Hz
Thermal Cycle	MIL-STD-883, Method 1010, B	-55 Deg. C to +125 Deg. C, 15 minute Dwell, 10 cycles
Aging	Internal Specification	168 Hours at 105 Degrees C
Gross Leak	MIL-STD-202, Method 112	30 Second Immersion
Fine Leak	MIL-STD-202, Method 112	Must meet $1 \times 10^{-8}$
Solderability	MIL-STD-883, Method 2003	8 Hour Steam Age – Must Exhibit 95% coverage
Resistance to Solvents	MIL-STD-883, Method 2015	Three 1 minute soaks
Terminal Pull	MIL-STD-883, Method 2004, A	2 Pounds
Lead Bend	MIL-STD-883, Method 2004, B1	1 Bending Cycle
Physical Dimensions	MIL-STD-883, Method 2016	Per Specification
Internal Visual	Internal Specification	Per Internal Specification


### Part Marking Guide

Line 1: Model Number  
Line 2: Frequency  
Line 3: Date Code  
Line 4: Pin 1 Indicator / MtronPTI




### Tape & Reel Specifications

(all measurements are in mm)	<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>E</b>	<b>F</b>	<b>G</b>	<b>H</b>	<b>I</b>	<b>J</b>	<b>K</b>	<b>L</b>
M210x	6.51	9.29	1.5	7.5	2.8	4	8/12	16	180-330	13	21	60-100



**Standard Tape and Reel:** 1000 parts per reel


### Maximum Soldering Conditions



### Solder Conditions

Note: Exceeding these limits may damage the device.

**Typical Test Circuit & Load Circuit Diagrams**



**Product Revision Table**

Date	Revision	PCN Number	Details of Revision
7/20/07	A	10118	IC Revision to improve phase noise and electrical performance

For custom products or additional specifications contact our sales team at  
**800.762.8800 (toll free) or 605.665.9321**

For more information on this product visit the MtronPTI website at  
**[www.mtronpti.com](http://www.mtronpti.com)**