


N-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A) ^{a, g}	^g Q _g (Typ.)			
30	0.006 at V _{GS} = 10 V	35	12 nC			
30	0.008 at V _{GS} = 4.5 V	35	12110			



Ordering Information: SiS402DN-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- 100 % R_g Tested
- 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC

COMPLIANT **HALOGEN** FREE

APPLICATIONS

- DC/DC Converter
 - Notebook
 - POL



N-Channel MOSFET

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V _{DS}	30	V	
Gate-Source Voltage		V _{GS}	± 20		
Will be a second of the second	T _C = 25 °C		35 ^{a, g}	-1 100	
Out in the Country (T. 150.00)	T _C = 70 °C	1 .	35 ^g	7.1	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	19 ^{b, c}	a dow.	
	T _Δ = 70 °C		15 ^{b, c}	Α	
Pulsed Drain Current		I _{DM}	70		
Avalanche Current	. 0.411	I _{AS}	35		
Avalanche Energy	L = 0.1 mH	E _{AS}	61	mJ	
0 11 0 0 0 1	T _C = 25 °C		43	^	
Continuous Source-Drain Diode Current	T _A = 25 °C	- I _S	3.2 ^{b, c}	A	
	T _C = 25 °C		52		
Maximum Power Dissipation	T _C = 70 °C		33	w	
	T _A = 25 °C	P _D	3.8 ^{b, c}	VV	
	T _A = 70 °C		2 ^{b, c}		
Operating Junction and Storage Temperature Range		T _J , T _{stq}	- 55 to 150	°C	
Soldering Recommendations (Peak Temperature) ^{d, e}			260	-0	

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	24	33	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	1.9	2.4	0/ **	

- a. Based on T_C = 25 °C.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See Solder Profile (www.vishav.com/ppg?73257). The PowerPAK 1212 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under Steady State conditions is 81 °C/W.
- Package limited.

Vianalysisaliconix共应商




Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static			L				
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050 A		24		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 6			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1.15		2.2	٧	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V			1		
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			5	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	50			Α	
Drain-Source On-State Resistance ^a		V _{GS} = 10 V, I _D = 19 A		0.0048	0.006	Ω	
	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 16.6 A		0.0064	0.008		
Forward Transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 19 A		82		S	
Dynamic ^b							
Input Capacitance	C _{iss}			1700		pF	
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		350			
Reverse Transfer Capacitance	C _{rss}			140			
Total Cata Charge	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 19 \text{ A}$		28	42	nC	
Total Gate Charge				12	21		
Gate-Source Charge	Q_{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 19 \text{ A}$		5.4			
Gate-Drain Charge	Q_{gd}			4.6			
Gate Resistance	R_g	f = 1 MHz		1.2	2.4	Ω	
Turn-On Delay Time	t _{d(on)}			25	40	ns	
Rise Time	t _r	V_{DD} = 15 V, R_L = 1.5 Ω		20	30		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		25	40		
Fall Time	t _f			15	25		
Turn-On Delay Time	t _{d(on)}			12	20		
Rise Time	t _r	V_{DD} = 15 V, R_L = 1.5 Ω		10	15		
Turn-Off Delay Time	t _{d(off)}	$I_D\cong$ 10 A, V_{GEN} = 10 V, R_g = 1 Ω		25	40		
Fall Time	t _f			10	15		
Drain-Source Body Diode Characteristi	cs						
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			30	A	
Pulse Diode Forward Current	I _{SM}				70		
Body Diode Voltage	V_{SD}	I _S = 10 A, V _{GS} = 0 V		0.8	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}			25	50	ns	
Body Diode Reverse Recovery Charge	Q_{rr}	I _F = 10 A, dl/dt = 100 A/μs, T _{.1} = 25 °C		17	35	nC	
Reverse Recovery Fall Time	t _a	i _F = 10 A, αί/αι = 100 A/μs, 1 _J = 25 °C		13		ns	
Reverse Recovery Rise Time	t _b			12			

- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





 $V_{\mbox{\scriptsize DS}}$ - Drain-to-Source Voltage (V)

Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics



V_{DS} - Drain-to-Source Voltage (V)

Capacitance





On-Resistance vs. Junction Temperature

Vianaysis4liconix共应商

VISHAY.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







Source-Drain Diode Forward Voltage







Single Pulse Power (Junction-to-Ambient)




* V_{GS} > minimum V_{GS} at which R_{DS(on)} is specified


Safe Operating Area, Junction-to-Ambient





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Document Number: 68684 S09-1086-Rev. C, 15-Jun-09

^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vi**含hays Salico Nix**共应商



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppq?68684.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08