

# 1 kV RMS Quad-Channel Digital Isolators

# ADuM7440/ADuM7441/ADuM7442

#### **FEATURES**

Small, 16-lead QSOP
1000 V rms isolation rating
Safety and regulatory approvals (pending)
UL recognition
UL 1577: 1000 V rms for 1 minute
CSA Component Acceptance Notice #5A
Low power operation

5 V operation

2.25 mA per channel maximum @ 0 Mbps to 1 Mbps 11.5 mA per channel maximum @ 25 Mbps

3.3 V operation

1.5 mA per channel maximum @ 0 Mbps to 1 Mbps 8.25 mA per channel maximum @ 25 Mbps

Bidirectional communication Up to 25 Mbps data rate (NRZ)

3 V/5 V level translation

High temperature operation: 105°C

High common-mode transient immunity: >15 kV/µs

#### **APPLICATIONS**

General-purpose, multichannel isolation SPI interface/data converter isolation RS-232/RS-422/RS-485 transceivers Industrial field bus isolation

#### **GENERAL DESCRIPTION**

The ADuM744x¹ are 4-channel digital isolators based on the Analog Devices, Inc., *i*Coupler® technology. Combining high speed CMOS and monolithic air core transformer technologies, these isolation components provide outstanding performance characteristics superior to the alternatives, such as optocoupler devices and other integrated couplers.

The ADuM744x family of quad 1 kV digital isolation devices is packaged in a small 16-lead QSOP. While most 4-channel isolators come in 16-lead wide SOIC packages, the ADuM744x frees almost 70% of board space and yet can still withstand high isolation voltage and meet regulatory requirements such as UL and CSA standards (pending). In addition to the space savings, the ADuM744x offers a lower price than 2.5 kV or 5 kV isolators where only functional isolation is needed.

This family, like many Analog Devices isolators, offers very low power consumption, consuming one-tenth to one-sixth the power of comparable isolators at comparable data rates up to 25 Mbps. Despite the low power consumption, all models of the ADuM744x provide low pulse width distortion (< 5 ns for C grade). In addition, every model has an input glitch filter to protect against extraneous noise disturbances.

The ADuM744x isolators provide four independent isolation channels in a variety of channel configurations and two data rates (see the Ordering Guide) up to 25 Mbps. All models operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. All products also have an output default high logic state in the absence of the input power.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADuM7440




Figure 2. ADuM7441




Figure 3. ADuM7442

lf.dzsc.com

<sup>&</sup>lt;sup>1</sup> Protected by U.S. Patents 5,952,849, 6,873,065 and 7,075,329. Other patents pending.

## **TABLE OF CONTENTS**

Features	. 1
Applications	
General Description	. 1
Functional Block Diagrams	. 1
Revision History	. 2
Specifications	. 3
Electrical Characteristics—5 V Operation	. 3
Electrical Characteristics—3.3 V Operation	. 4
Electrical Characteristics—Mixed 5 V/3.3 V Operation	. 5
Electrical Characteristics—Mixed 3.3 V/5 V Operation	. 6
Package Characteristics	. 7
Regulatory Information	. 7
Insulation and Safety-Related Specifications	. 7

Recommended Operating Conditions7
Absolute Maximum Ratings8
ESD Caution8
Pin Configurations and Function Descriptions9
Typical Performance Characteristics
Applications Information
PC Board Layout14
Propagation Delay-Related Parameters14
DC Correctness and Magnetic Field Immunity
Power Consumption
Insulation Lifetime
Outline Dimensions
Ordering Guide

#### **REVISION HISTORY**

10/09—Revision 0: Initial Version

## **SPECIFICATIONS**

#### **ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All typical specifications are at  $T_A = 25$ °C,  $V_{DD1} = V_{DD2} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range of 4.5 V  $\leq$  V<sub>DD1</sub>  $\leq$  5.5 V, 4.5 V  $\leq$  V<sub>DD2</sub>  $\leq$  5.5 V, and -40°C  $\leq$   $T_A \leq +105$ °C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF, and CMOS signal levels, unless otherwise noted.

Table 1.

			A Grad	e		C Grade			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS									
Data Rate				1			25	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>		50	75	27	40	50	ns	50% input to 50% output
Pulse Width Distortion	PWD		10	25		2	5	ns	tplh — tphl
Change vs. Temperature			5			3		ps/°C	
Pulse Width	PW	250			40			ns	Within PWD limit
Propagation Delay Skew	t <sub>PSK</sub>			40			25	ns	Between any two units
Channel Matching									
Codirectional	<b>t</b> <sub>PSKCD</sub>			40		2	4	ns	
Opposing-Direction	t <sub>PSKOD</sub>			40		3	6	ns	
Jitter			2			2		ns	

Table 2.

		1 N	1 Mbps—A, C Grades			Mbps—C	Grade		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SUPPLY CURRENT									
ADuM7440	I <sub>DD1</sub>		4.3	5.4		28	35	mA	
	$I_{DD2}$		2.5	3.6		6.0	11	mA	
ADuM7441	I <sub>DD1</sub>		4.1	4.9		18	26	mA	
	$I_{DD2}$		3.6	4.7		8.5	14	mA	
ADuM7442	I <sub>DD1</sub>		3.2	4.0		15	20	mA	
	$I_{DD2}$		3.2	4.0		12	17	mA	

**Table 3. For All Models** 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	V <sub>IH</sub>	0.7 V <sub>DDx</sub>			V	
Logic Low Input Threshold	VIL			$0.3V_{\text{DDx}}$	V	
Logic High Output Voltages	V <sub>OH</sub>	$V_{DDx}-0.1$ $V_{DDx}-0.4$	5.0 4.8		V V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0 0.2	0.1 0.4	V	$\begin{split} I_{Ox} &= 20~\mu\text{A, } V_{Ix} = V_{IxL} \\ I_{Ox} &= 4~\text{mA, } V_{Ix} = V_{IxL} \end{split}$
Input Current per Channel	I <sub>I</sub>	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{1x} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.76	0.95	mA	
<b>Quiescent Output Supply Current</b>	$I_{DDO(Q)}$		0.57	0.73	mA	
Dynamic Input Supply Current	$I_{DDI(D)}$		0.26		mA/Mbps	
Dynamic Output Supply Current	I <sub>DDO(D)</sub>		0.05		mA/Mbps	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.0		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	15	25		kV/μs	$V_{lx} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = $800 \text{ V}$
Refresh Rate	f <sub>r</sub>		1.2		Mbps	

 $<sup>^{1}</sup>$  [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8 \text{ V}_{DD}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

#### **ELECTRICAL CHARACTERISTICS—3.3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD1} = V_{DD2} = 3.3 \text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range of 3.0 V  $\leq$   $V_{DD1} \leq$  3.6 V, 3.0 V  $\leq$   $V_{DD2} \leq$  3.6 V; and  $-40^{\circ}\text{C} \leq$   $T_A \leq +105^{\circ}\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted.

Table 4.

			A Grad	e		C Grad	e		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS									
Data Rate				1			25	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>		50	75	33	51	60	ns	50% input to 50% output
Pulse Width Distortion	PWD		10	25		2	5	ns	t <sub>PLH</sub> — t <sub>PHL</sub>
Change vs. Temperature			5			3		ps/°C	
Pulse Width	PW	250			40			ns	Within PWD limit
Propagation Delay Skew	t <sub>PSK</sub>			40			25	ns	Between any two units
Channel Matching									
Codirectional	t <sub>PSKCD</sub>			40		3	5	ns	
Opposing-Direction	<b>t</b> <sub>PSKOD</sub>			40		4	7	ns	
Jitter			2			2		ns	

Table 5.

	1 /	/lbps—A, C	Grades	25	Mbps—C	Grade			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT									
ADuM7440	I <sub>DD1</sub>		3.0	3.8		20	28	mA	
	I <sub>DD2</sub>		1.8	2.3		4.0	5.0	mA	
ADuM7441	I <sub>DD1</sub>		2.8	3.5		14	20	mA	
	I <sub>DD2</sub>		2.5	3.3		5.5	7.5	mA	
ADuM7442	I <sub>DD1</sub>		2.2	2.7		10	13	mA	
	I <sub>DD2</sub>		2.2	2.8		8.4	11	mA	

#### **Table 6. For All Models**

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	V <sub>IH</sub>	$0.7V_{DDx}$			V	
Logic Low Input Threshold	V <sub>IL</sub>			$0.3 V_{\text{DDx}}$	V	
Logic High Output Voltages	V <sub>OH</sub>	$V_{DDx}-0.2$ $V_{DDx}-0.4$	3.3 3.1		V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0 0.2	0.1 0.4	V	$\begin{split} I_{Ox} &= 20~\mu\text{A}, V_{lx} = V_{lxL} \\ I_{Ox} &= 4~\text{mA}, V_{lx} = V_{lxL} \end{split}$
Input Current per Channel	I <sub>I</sub>	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{1x} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.50		mA	
<b>Quiescent Output Supply Current</b>	$I_{DDO(Q)}$		0.41		mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.18		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.02		mA/Mbps	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.8		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	15	20		kV/μs	$V_{Ix} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	

 $<sup>^{1}</sup>$  [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_{O} > 0.8 V_{DD}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

#### **ELECTRICAL CHARACTERISTICS—MIXED 5 V/3.3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD1} = 5$  V,  $V_{DD2} = 3.3$  V. Minimum/maximum specifications apply over the entire recommended operation range of  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $3.0 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ ; and  $-40^{\circ}\text{C} \le T_A \le +105^{\circ}\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted.

Table 6.

			A Grad	e		C Grad	e		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS									
Data Rate				1			25	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> t <sub>PLH</sub>		50	75	29	42	55	ns	50% input to 50% output
Pulse Width Distortion	PWD		10	25		2	5	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			5			3		ps/°C	
Pulse Width	PW	250			40			ns	Within PWD limit
Propagation Delay Skew	<b>t</b> <sub>PSK</sub>			40			25	ns	Between any two units
Channel Matching									
Codirectional	<b>t</b> PSKCD			40		2	5	ns	
Opposing-Direction	<b>t</b> PSKOD			40		3	6	ns	
Jitter			2			2		ns	

Table 7.

		1 N	lbps—A, C	Grades	25	Mbps—C	Grade		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT									
ADuM7440	I <sub>DD1</sub>		4.4	5.5		28	35	mA	
	I <sub>DD2</sub>		1.6	2.1		3.5	4.5	mA	
ADuM7441	I <sub>DD1</sub>		3.7	5.0		19	27	mA	
	I <sub>DD2</sub>		2.2	2.8		5.2	7.0	mA	
ADuM7442	I <sub>DD1</sub>		3.2	3.9		15	20	mA	
	$I_{DD2}$		2.0	2.6		7.8	12	mA	

**Table 8. For All Models** 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	V <sub>IH</sub>	$0.7  V_{DDx}$			V	
Logic Low Input Threshold	VIL			$0.3V_{\text{DDx}}$	V	
Logic High Output Voltages	V <sub>OH</sub>	$V_{DDx}-0.1$ $V_{DDx}-0.4$	$V_{DDx}$ $V_{DDx} - 0.2$		V	$\begin{split} I_{Ox} &= -20 \; \mu\text{A, } V_{lx} = V_{lxH} \\ I_{Ox} &= -4 \; \text{mA, } V_{lx} = V_{lxH} \end{split}$
Logic Low Output Voltages	Vol		0.0 0.2	0.1 0.4	V	$\begin{split} I_{Ox} &= 20~\mu\text{A}, V_{lx} = V_{lxL} \\ I_{Ox} &= 4~\text{mA}, V_{lx} = V_{lxL} \end{split}$
Input Current per Channel	I <sub>I</sub>	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{lx} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.77		mA	
Quiescent Output Supply Current	I <sub>DDO(Q)</sub>		0.40		mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.26		mA/Mbps	
Dynamic Output Supply Current	I <sub>DDO(D)</sub>		0.02		mA/Mbps	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	15	20		kV/μs	$V_{Ix} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
Refresh Rate	$f_r$		1.2		Mbps	

 $<sup>^{1}</sup>$  [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_{0} > 0.8 \, V_{DD}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

# ADuM7440/ADuM7441/ADuM7442

#### **ELECTRICAL CHARACTERISTICS—MIXED 3.3 V/5 V OPERATION**

All typical specifications are at TA = 25°C, VDD1 = 3.3 V, VDD2 = 5 V. Minimum/maximum specifications apply over the entire recom $mended\ operation\ range\ of\ 3.0\ V \leq V_{DD1} \leq 3.6\ V,\ 4.5\ V \leq V_{DD2} \leq 5.5\ V,\ and\ -40^{\circ}C \leq T_{A} \leq +105^{\circ}C,\ unless\ otherwise\ noted.$  Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted.

Table 9.

			A Grad	e		C Grad	e		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS									
Data Rate				1			25	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>		50	75	29	46	60	ns	50% input to 50% output
Pulse Width Distortion	PWD		10	25		2	5	ns	t <sub>PLH</sub> — t <sub>PHL</sub>
Change vs. Temperature			5			3		ps/°C	
Pulse Width	PW	250			40			ns	Within PWD limit
Propagation Delay Skew	t <sub>PSK</sub>			40			30	ns	Between any two units
Channel Matching									
Codirectional	<b>t</b> <sub>PSKCD</sub>			40		2	5	ns	
Opposing-Direction	<b>t</b> <sub>PSKOD</sub>			40		3	7	ns	
Jitter			2			2		ns	

Table 10.

			1 Mbps—A, C Grades			25 Mbps—C Grade			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT									
ADuM7440	I <sub>DD1</sub>		2.7	3.3		18	24	mA	
	$I_{DD2}$		2.5	3.3		5.7	8.0	mA	
ADuM7441	I <sub>DD1</sub>		2.5	3.3		12	20	mA	
	$I_{DD2}$		3.6	4.6		8.0	11	mA	
ADuM7442	$I_{DD1}$		2.0	2.4		8.9	13	mA	
	I <sub>DD2</sub>		3.2	4.0		12	15	mA	

Table 11. For All Models

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	V <sub>IH</sub>	$0.7  V_{DDx}$			V	
Logic Low Input Threshold	V <sub>IL</sub>			$0.3V_{\text{DDx}}$	V	
Logic High Output Voltages	V <sub>OH</sub>	$V_{DDx} - 0.1$ $V_{DDx} - 0.4$	$V_{DDx}$ $V_{DDx} - 0.2$		V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0 0.2	0.1 0.4	V	$\begin{split} I_{Ox} &= 20 \; \mu A, V_{Ix} = V_{IxL} \\ I_{Ox} &= 4 \; mA, V_{Ix} = V_{IxL} \end{split}$
Input Current per Channel	l <sub>1</sub>	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{1x} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.50	0.60	mA	
Quiescent Output Supply Current	I <sub>DDO(Q)</sub>		0.61	0.73	mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.17		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.03		mA/Mbps	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	15	20		kV/μs	$V_{lx} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.1		Mbps	

 $<sup>^{1}</sup>$  [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_{O} > 0.8 V_{DD}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

#### **PACKAGE CHARACTERISTICS**

Table 12.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>13</sup>		Ω	
Capacitance (Input-to-Output) <sup>1</sup>	C <sub>I-O</sub>		2		рF	f = 1 MHz
Input Capacitance <sup>2</sup>	Cı		4.0		рF	
IC Junction-to-Ambient Thermal Resistance	$\theta_{JA}$		76		°C/W	Thermocouple located at center of package underside

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together and Pin 9 through Pin 16 are shorted together.

#### **REGULATORY INFORMATION**

The ADuM744x is approved by the organizations listed in Table 13. See Table 17 and the Insulation Lifetime section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 13.

UL (pending)	CSA (Pending)
Recognized under UL 1577 Component	Approved under CSA Component
Recognition Program <sup>1</sup>	Acceptance Notice #5A
Single Protection,	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 148 V rms (210 V peak)
1000 V rms Isolation Voltage	maximum working voltage
File E274400	File 205078

<sup>&</sup>lt;sup>1</sup> In accordance with UL 1577, each ADuM744x is proof tested by applying an insulation test voltage ≥1200 V rms for 1 sec (current leakage detection limit = 5 µA).

#### **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

Table 14.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		1000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	3.8	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	2.8	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		2.6	μm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	٧	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)




Figure 4. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10

#### RECOMMENDED OPERATING CONDITIONS

Table 15.

1 4010 101				
Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-40	+105	°C
Supply Voltages <sup>1</sup>	$V_{DD1}, V_{DD2}$	3.0	5.5	V
Input Signal Rise and Fall Times			1.0	ms

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

<sup>&</sup>lt;sup>2</sup> Input capacitance is from any input data pin to ground.

# ADuM7440/ADuM7441/ADuM7442

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 16.

Rating
−65°C to +150°C
−40°C to +105°C
−0.5 V to +7.0 V
$-0.5  V$ to $V_{DDI} + 0.5  V$
$-0.5 \text{ V to V}_{DDO} + 0.5 \text{ V}$
–10 mA to +10 mA
−10 mA to +10 mA
−100 kV/µs to +100 kV/µs

 $<sup>^1</sup>$   $V_{\text{DDI}}$  and  $V_{\text{DDO}}$  refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 17. Maximum Continuous Working Voltage<sup>1</sup>

		, ,	
Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	420	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform			
Basic Insulation	420	V peak	50-year minimum lifetime
DC Voltage			
Basic Insulation	420	V peak	50-year minimum lifetime

<sup>&</sup>lt;sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

**Table 18. Truth Table (Positive Logic)** 

V <sub>ix</sub> Input <sup>1</sup>	V <sub>DDI</sub> State <sup>2</sup>	V <sub>DDO</sub> State <sup>3</sup>	V <sub>ox</sub> Output <sup>1</sup>	Description
Н	Powered	Powered	Н	Normal operation; data is high.
L	Powered	Powered	L	Normal operation; data is low.
X	Unpowered	Powered	Н	Input unpowered. Outputs are in the default high state. Outputs return to input state within 1 $\mu$ s of $V_{DDI}$ power restoration. See the pin function descriptions (Table 19 through Table 21) for more details.
X	Powered	Unpowered	Z	Output unpowered. Output pins are in high impedance state. Outputs return to input state within 1 $\mu$ s of $V_{DDO}$ power restoration. See the pin function descriptions (Table 19 through Table 21) for more details.

 $<sup>^1\,</sup>V_{lx}$  and  $V_{Ox}$  refer to the input and output signals of a given channel (A, B, C, or D).


<sup>&</sup>lt;sup>2</sup> See Figure 4 for maximum rated current values for various temperatures.

<sup>&</sup>lt;sup>3</sup>Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

 $<sup>^{2}</sup>$  V<sub>DDI</sub> refers to the power supply on the input side of a given channel (A, B, C, or D).

<sup>&</sup>lt;sup>3</sup> V<sub>DDO</sub> refers to the power supply on the output side of a given channel (A, B, C, or D).

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO  $\mathrm{GND_1}$  IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO  $\mathrm{GND_2}$  IS RECOMMENDED.

Figure 5. ADuM7440 Pin Configuration

Table 19. ADuM7440 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1A</sub>	Supply Voltage A for Isolator Side 1 (3.0 V to 5.5 V). Pin 1 must be connected externally to Pin 7. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD1A}$ (Pin 1) and GND <sub>1</sub> (Pin 2).
2	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND₁ is recommended.
3	V <sub>IA</sub>	Logic Input A.
4	V <sub>IB</sub>	Logic Input B.
5	V <sub>IC</sub>	Logic Input C.
6	V <sub>ID</sub>	Logic Input D.
7	$V_{DD1B}$	Supply Voltage B for Isolator Side 1 (3.0 V to 5.5 V). Pin 7 must be connected externally to Pin 1. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD1B}$ (Pin 7) and GND <sub>1</sub> (Pin 8).
8	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND <sub>1</sub> is recommended.
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND₂ is recommended.
10	$V_{DD2B}$	Supply Voltage B for Isolator Side 2 (3.0 V to 5.5 V). Pin 10 must be connected externally to Pin 16. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD2B}$ (Pin 10) and GND <sub>2</sub> (Pin 9).
11	V <sub>OD</sub>	Logic Output D.
12	Voc	Logic Output C.
13	V <sub>OB</sub>	Logic Output B.
14	Voa	Logic Output A.
15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND₂ is recommended.
16	$V_{\text{DD2A}}$	Supply Voltage A for Isolator Side 2 (3.0 V to 5.5 V). Pin 16 must be connected externally to Pin 10. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD2A}$ (Pin 16) and GND <sub>2</sub> (Pin 15).




\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO  $\mathrm{GND_1}$  IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO  $\mathrm{GND_2}$  IS RECOMMENDED.

Figure 6. ADuM7441 Pin Configuration

Table 20. ADuM7441 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1A</sub>	Supply Voltage A for Isolator Side 1 (3.0 V to 5.5 V). Pin 1 must be connected externally to Pin 7. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD1A}$ (Pin 1) and GND <sub>1</sub> (Pin 2).
2	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND <sub>1</sub> is recommended.
3	V <sub>IA</sub>	Logic Input A.
4	V <sub>IB</sub>	Logic Input B.
5	V <sub>IC</sub>	Logic Input C.
6	V <sub>OD</sub>	Logic Output D.
7	$V_{DD1B}$	Supply Voltage B for Isolator Side 1 (3.0 V to 5.5 V). Pin 7 must be connected externally to Pin 1. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD1B}$ (Pin 7) and GND <sub>1</sub> (Pin 8).
8	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $GND_1$ is recommended.
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND₂ is recommended.
10	V <sub>DD2B</sub>	Supply Voltage B for Isolator Side 2 (3.0 V to 5.5 V). Pin 10 must be connected externally to Pin 16. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD2B}$ (Pin 10) and GND <sub>2</sub> (Pin 9).
11	V <sub>ID</sub>	Logic Input D.
12	Voc	Logic Output C.
13	V <sub>OB</sub>	Logic Output B.
14	Voa	Logic Output A.
15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND <sub>2</sub> is recommended.
16	$V_{DD2A}$	Supply Voltage A for Isolator Side 2 (3.0 V to 5.5 V). Pin 16 must be connected externally to Pin 10. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD2A}$ (Pin 16) and GND <sub>2</sub> (Pin 15).



\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO  $\mathrm{GND_1}$  IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO  $\mathrm{GND_2}$  IS RECOMMENDED.

Figure 7. ADuM7442Pin Configuration

Table 21. ADuM7442 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1A</sub>	Supply Voltage A for Isolator Side 1 (3.0 V to 5.5 V). Pin 1 must be connected externally to Pin 7. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD1A}$ (Pin 1) and GND <sub>1</sub> (Pin 2).
2	GND₁	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND₁ is recommended.
3	VIA	Logic Input A.
4	V <sub>IB</sub>	Logic Input B.
5	Voc	Logic Output C.
6	V <sub>OD</sub>	Logic Output D.
7	V <sub>DD1B</sub>	Supply Voltage B for Isolator Side 1 (3.0 V to 5.5 V). Pin 7 must be connected externally to Pin 1. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD1B}$ (Pin 7) and GND <sub>1</sub> (Pin 8).
8	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND₁ is recommended.
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to $GND_2$ is recommended.
10	$V_{DD2B}$	Supply Voltage B for Isolator Side 2 (3.0 V to 5.5 V). Pin 10 must be connected externally to Pin 16. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD2B}$ (Pin 10) and $GND_2$ (Pin 9).
11	V <sub>ID</sub>	Logic Input D.
12	V <sub>IC</sub>	Logic Input C.
13	V <sub>OB</sub>	Logic Output B.
14	Voa	Logic Output A.
15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to GND <sub>2</sub> is recommended.
16	$V_{\text{DD2A}}$	Supply Voltage A for Isolator Side 2 (3.0 V to 5.5 V). Pin 16 must be connected externally to Pin 10. Connect a ceramic bypass capacitor of value 0.01 $\mu$ F to 0.1 $\mu$ F between $V_{DD2A}$ (Pin 16) and $GND_2$ (Pin 15).

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3 V Operation




Figure 9. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 10. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 11. Typical ADuM7440  $V_{DD1}$  Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 12. Typical ADuM7440  $V_{\rm DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 13. Typical ADuM7441 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation

# ADuM7440/ADuM7441/ADuM7442

## 查询"ADuM7442"供应商




Figure 14. Typical ADuM7441 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 15. Typical ADuM7442  $V_{\rm DD1}$  or  $V_{\rm DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation

## APPLICATIONS INFORMATION

#### PC BOARD LAYOUT

The ADuM744x digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 16). A total of four bypass capacitors should be connected between Pin 1 and Pin 2 for V<sub>DD1A</sub>, between Pin 7 and Pin 8 for  $V_{\rm DD1B}\!,$  between Pin 9 and Pin 10 for  $V_{\rm DD2B}\!,$  and between Pin 15 and Pin 16 for VDD2A. Supply VDD1A Pin 1 and  $V_{\text{DD1B}}$  Pin 7 should be connected together and supply  $V_{\text{DD2B}}$ Pin 10 and V<sub>DD2A</sub> Pin 16 should be connected together. The capacitor values should be between 0.01 μF and 0.1 μF. The total lead length between both ends of the capacitor and the power supply pin should not exceed 20 mm.





Figure 16. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, users should design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

#### PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-tooutput propagation delay time for a high-to-low transition may differ from the propagation delay time of a low-to-high transition.



Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM744x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM744x components operating under the same conditions.

#### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder using the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1 μs, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 5 µs, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default high state by the watchdog timer circuit.

The magnetic field immunity of the ADuM744x is determined by the changing magnetic field, which induces a voltage in the transformer's receiving coil large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM744x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta / dt) \sum_{n} \pi r_n^2; n = 1, 2, ..., N$$

where:

 $\beta$  is magnetic flux density (gauss).

 $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm). *N* is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM744x and

an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field at a given frequency can be calculated. The result is shown in Figure 18.




Figure 18. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.5 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurred during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from  $>1.0~\rm V$  to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM744x transformers. Figure 19 shows these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM744x is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted previously, a 1.2 kA current would have to be placed 5 mm away from the ADuM744x to affect the operation of the component.




Figure 19. Maximum Allowable Current for Various Current-to-ADuM744x Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces can induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

#### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM744x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)}$$

$$f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$

$$f > 0.5 f_r$$

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO\,(Q)}$$
  $f \le 0.5 \, f_r$   
 $I_{DDO} = (I_{DDO\,(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO\,(Q)}$   
 $f > 0.5 \, f_r$ 

#### where:

 $I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

*f* is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

 $f_r$  is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $V_{\rm DD1}$  and  $V_{\rm DD2}$  supply current, the supply currents for each input and output channel corresponding to  $V_{\rm DD1}$  and  $V_{\rm DD2}$  are calculated and totaled. Figure 8 and Figure 9 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 show the total  $V_{\rm DD1}$  and  $V_{\rm DD2}$  supply current as a function of data rate for ADuM7440/ ADuM7441/ADuM7442 channel configurations.

#### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM744x.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 17 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA approved working voltages. In many cases, the approved working voltage is higher than 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM744x depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 20, Figure 21, and Figure 22 illustrate these different isolation voltage waveforms.


Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 17 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage case. Any crossinsulation voltage waveform that does not conform to Figure 21 or Figure 22 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 17.

Note that the voltage presented in Figure 21 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-137-AB
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 23. 16-Lead Shrink Small Outline Package [QSOP] (RQ-16) (Dimensions shown in inches and (millimeters)

## **ORDERING GUIDE**

Model	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate	Maximum Propagation Delay, 5 V	Maximum Pulse Width Distortion (ns)	Temperature Range	Package Description	Package Option
ADuM7440ARQZ <sup>1</sup>	4	0	1 Mbps	75 ns	25	-40°C to +105°C	16-Lead QSOP	RQ-16
ADuM7440ARQZ-RL7 <sup>1</sup>	4	0	1 Mbps	75 ns	25	−40°C to +105°C	16-Lead QSOP, 7" Reel	RQ-16
ADuM7440CRQZ <sup>1</sup>	4	0	25 Mbps	50 ns	5	-40°C to +105°C	16-Lead QSOP	RQ-16
ADuM7440CRQZ-RL7 <sup>1</sup>	4	0	25 Mbps	50 ns	5	−40°C to +105°C	16-Lead QSOP, 7" Reel	RQ-16
ADuM7441ARQZ <sup>1</sup>	3	1	1 Mbps	75 ns	25	-40°C to +105°C	16-Lead QSOP	RQ-16
ADuM7441ARQZ-RL7 <sup>1</sup>	3	1	1 Mbps	75 ns	25	−40°C to +105°C	16-Lead QSOP, 7" Reel	RQ-16
ADuM7441CRQZ <sup>1</sup>	3	1	25 Mbps	50 ns	5	-40°C to +105°C	16-Lead QSOP	RQ-16
ADuM7441CRQZ-RL7 <sup>1</sup>	3	1	25 Mbps	50 ns	5	−40°C to +105°C	16-Lead QSOP, 7" Reel	RQ-16
ADuM7442ARQZ <sup>1</sup>	2	2	1 Mbps	75 ns	25	−40°C to +105°C	16-Lead QSOP	RQ-16
ADuM7442ARQZ-RL7 <sup>1</sup>	2	2	1 Mbps	75 ns	25	−40°C to +105°C	16-Lead QSOP, 7" Reel	RQ-16
ADuM7442CRQZ <sup>1</sup>	2	2	25 Mbps	50 ns	5	−40°C to +105°C	16-Lead QSOP	RQ-16
ADuM7442CRQZ-RL7 <sup>1</sup>	2	2	25 Mbps	50 ns	5	-40°C to +105°C	16-Lead QSOP, 7" Reel	RQ-16

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

# **NOTES**

NOTES

