

### CMOS Programmable Divide-by-"N" Counter

Standard "A"-Series Types (3-to-15-Volt Rating)

■CD4059 standard "A"-Series types are divide-by-N down-counters that can be programmed to divide an input frequency by any number "N" from 3 to 15,999. The output signal is a pulse one clock-cycle wide occurring at a rate equal to the input frequency divided by N. This single output has TTL drive capability. The down-counter is preset by means of 16 jam inputs.

The three Mode-Select Inputs Ka, Kb, and Kc determine the modulus ("divide-by" number) of the first and last counting sections in accordance with the truth table shown in Table I. Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section and into the last counting section, which consists of flip-flops that are not needed for operating the first counting section. For example, in the ÷ 2 mode, only one flip-flop is needed in the first counting section. Therefore the last counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands. If ÷ 10 is desired for the first section. Ka is set to 1, Kb to 1, and Kc to 0. Jam Inputs J1, J2, J3, and J4 are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade (÷ 10) counters presettable by means of Jam Inputs J5 through J16.

The Mode-Select Inputs permit frequencysynthesizer channel separations of 10, 12.5, 20, 25, or 50 parts. These inputs set the maximum value of N at 9999 (when the first counting section divides by 5 or 10) or 15,999 (when the first counting section divides by 8, 4, or 2).

The three decades of the intermediate counting section can be preset to a binary 15 instead of a binary 9, while their place values are still 1, 10, and 100, multiplied by the number of the  $\div$  N mode. For example, in the  $\div$  8 mode, the number from which counting-down begins can be preset to:

3rd decade:	1500
2nd decade:	150
1st decade:	15
Last counting section	1000

The total of these numbers (2665) times 8 equals 21,320. The first counting section can be preset to 7. Therefore, 21,327 is the maximum possible count in the  $\div$  8 mode.

The highest count of the various modes is shown in the column entitled Extended

dzsc.com

Counter Range of Table 1. Control inputs Kb and Kc can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that state as long as Kb and Kc both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is selected.

The counter should always be put in the master preset mode before the  $\div 5$  mode is selected.

Whenever the master preset mode is used, control signals Kb=0 and Kc=0 must be applied for at least 3 full clock pulses.


After the Master Preset Mode inputs have been changed to one of the  $\div$  modes, the next positive-going clock transition changes an internal flip-flop so that the countdown can begin at the second positive-going clock transition. Thus, after an MP (Master Preset) mode, there is always one extra count before the output goes high. Fig.1 illustrates a total count of 3 ( $\div$  8 mode). If the Master Preset mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the Master Preset Mode is not used the counter jumps back to the "JAM" count when the output pulse appears.

CLOCK Kc(Ka=Kb=O)	J	Ц	Ŋ	П	Ŋ	ນ	ų	٦.	N	U		П		ľ	Ų	ហ	
INTERNAL STATE -	• 3	3	5	3	2 5	-3	3	2	-3	3	2	<b>⊳</b> 3	3	2		4	
OUTPUT A					. ,							_	9	205-	- 241	<b>سا</b> 191	

Fig.1 - Total count of 3.

A "1" on the Latch Enable input will cause the counter output to remain high once an output pulse occurs, and to remain in the high state until the latch input returns to "0". If the Latch Enable is "0", the output pulse will remain high for only 1 cycle of the clock-input signal.

As illustrated in the sample applications, this device is particularly advantageous in communication digital frequency synthesis (VHF, UHF, FM, AM, etc.) where programmable divide-by-"N" counters are an integral part of the synthesizer phase-locked-loop subsystem. The CD4059A can also be used to perform the synthesizer "Fixed Divide-by-R" counting function. It is also useful in generalpurpose counters for instrumentation functions such as totalizers, production counters, and "time out" timers.



**Operational and Performance Features:** 

- Synchronous Programmable ÷ N Counter: N = 3 to 9999 or 15,999
- Presettable down-counter
- Fully static operation
- Mode-select control of initial decade counting function (÷ 10,8,5,4,2)
- T<sup>2</sup>L drive capability
- Master preset initialization
- Latchable ÷ N output
   Quiescent current specified to 15 volts
- Max. input leakage current of 1 µA at 15 volts,full package-temperature range
- 1 volt noise margin, full packagetemperature range
- 5-V and 10-V parametric ratings

#### Applications

- Communications digital frequency synthesizers: VHF, UHF, FM, AM,etc.
- Fixed or programmable frequency division
- "Time out" timer for consumer-application industrial controls
- Companion Application Note,ICAN-6374, "Application of the CMOS CD4059A Programmable Divide-by-N Counter in FM and Citizens Band Transceiver Digital Tuners"

The CD4059A-series types are supplied in 24-lead dual-in-line plastic packages (E suffix), and 24-lead small-outline packages (M and M96 suffixes). 4



MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )	
Voltages referenced to VSS Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to VDD +0.5V
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}$ C to $+100^{\circ}$ C	
For T <sub>A</sub> = +100°C to +125°C	Derate Linearly to 100mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	and the second
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	
	الم

#### STATIC ELECTRICAL CHARACTERISTICS

Conditions					Limits						
Characteristic	Vo (V)	Vin (V)	V <sub>DD</sub> (V)	55 <sup>0</sup>	-40°	+859	+1259		+250		Units
								Min.	Тур.	Max.	
Quiescent Device Current,			5 10	10 20	10 20	700 200	300 400		0.02	10 20	·
L Max.		a.	10				-	<u>  · -</u>	0.02	500	μA
Output Voltage:					L	<u></u>		· .			
Low Level,	.ز. ۲	0,5	5			.05		· _ · ·	0	0.05	10
VOL Max.		0,10	10			.05	12.3	-	0	0.05	
High Level,	(1984) (1986)	0,5	5		4	.95		4.95	5		. <b>V</b> .
VOH Min.	÷.	0,10	- 10		9	95		9.95	10	-	
Noise Immunity:						·	·· · · · · · · · · · ·				
Inputs Low,	•	1.1	5	2. S	1	.5		1.5	2.25	_	
VNL Min.	1	. •	- 10 ·			3		3	4.5	-	v
Inputs High,	•	·	5			.5		1	2.25	-	v
VNH Min.			10			3		3	4.5	-	
Noise Margin:							· .	- ,			
Inputs Low,	4.5		5				-1				
VNML Min.	9		. 10	1			1				v
Inputs High,	0.5	-	5			-	1				v
VNMH Min.	1:		10				1 .	A	1.11		
Output Drive			· ·								
Current:							· ·	- 1 - L			×1.
N-Channel	0.4		5	2.5	2.3	1.6	1.4	2	4	-	1.1
(Sink)	0.5		10	5	4.7	3.3	2.8	4	9	-	
IDN Min.							<u> </u>				mA
P-Channel	2.5		5 5	-2 -0.5	-1.8	-1.3	-1.15	-1.6	-3.2	-	
(Source) IDP Min.	4.6 9.5		5 10	-0.5	-0.45	-0.36	-0.3	-0.4	-0.8		
	9,0		10	-1.1		-0,75			-1.0	<u>                                     </u>	
Input Leakage Current:*			15			. ±1		+1*	±10 <sup>-5</sup>	±1	μA
IL, IH Max.			15			1				<b>∸</b> '	μα

\* Any Input

OPERATING CONDITIONS AT  $T_A = 25^{\circ}C$ (Unless otherwise specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	VDD	Min.	Max.	Units
Supply Voltage Range (over full temp. range)	-	3	12	v
Clock Pulse Width	5 10	200 100	-	ns
Clock Input Frequency	5 10		1.5 3	MHz
Clock Input Rise and Fall Time	5 10	1,1	15 5	μs






Fig.2 – Minimum output n-channel drain characteristics.

1999



drain characteristics.

1.1.1



€<sup>rr</sup>ik,

# DYNAMIC ELECTRICAL CHARACTERISTICS AT TA = 25°C, CL = 50 pF, Input tr, tf = 20 ns, RL = 200 kΩ

CHARACTERISTIC	CONDI- TIONS VDD	ALI	UNITS				
1	. (V)	Min.	Тур.	Max.	}		
Propagation Delay Time; *PHL, *PLH	5		180	360	<u>†                                    </u>		
Propagation Delay Time, tPHL, tPLH	10	—	90	180	ns		
Transition Time:	5	· _ ·	35	70			
· · · · · · · · · · · · · · · · · · ·	10	-	20	40	1		
	5		100	200	ns		
<sup>t</sup> TLH	10	-	50	100	1		
Maximum Clock Input Frazienny for	5	1.5	3		MHz		
Maximum Clock Input Frequency, fCL	10	3	6	-	IVIH Z		
Average Input Capacitance, C <sub>1</sub> (any input)	· _	_	5	-	pF		





Fig.5 — Functional block diagram.


89



4

COMMERCIAL CMOS SPECIAL FUNCTION ICS

Fig.8 — Typical high-to-low propagation delay time vs. load capacitance,






Fig.13 - Typical power dissipation vs. clock input frequency.

#### Copyright © 2003, Texas Instruments Incorporated

(1)


(2)

						PF	ROGE	RAM JA		PUTS	<b>3</b> ·			
_	6		1			7		_		4			5	
J1	J2	JЗ	J4	J5	J6	J7	J8	19	J10	J11	J12	J13	J14 J15	J16
0	1	1	1	1	1	1	0	0	0	<b>1</b> -	0	1		0
C)		Ν	- 8 (1) - 1238			100	X 5 +	10 X 4	4 + 1	X 7} -	+ 6		E SELECT	= 10
	10	08 84	<u>47 + 9</u> 79	<u>)</u>								Ka K 1 1	b Kc I 0	
						PR	QGR/	AM JA		UTS				

9					7						1	· · ·				
J1	J2	J3	J4 È	J5	~J6	J7	J8 <sup>`</sup>		J9	J10	J11	J12	J13	J14	J15	J16
1	0	0	1	1	1	1	0		0	0	1	0	0	0	0	<u>1</u>
	То	Ver	ify:													
		N :	= 10 (*	1000 X	(0+	100	) X 8	+ 1	10 X	4 + 1	X 7)	+ 9			÷., ,	
		N :	= 8479	3												

na se l'anna à àstra de la companya No companya de la comp

DIGITAL PHASE-LOCKED LOOP (PLL) FOR FM BAND SYNTHESIZER



#### 1) Calculating Min & Max "N" Values :

Output Freq. Range  $(\tau_0)$  = 98.8 to 118.6 MHz Channel Spacing Freq.  $(f_c)$  = 200 kHz Division Factor (k) = 40

Reference Freq. (fr) = 
$$\frac{f_c}{k} = \frac{200}{40}$$
 kHz = 5 kHz

$$f_{k} = \frac{f_{0}}{40}$$
 :  $f_{k}Max. = \frac{118.6 \text{ MHz}}{40} = 2.965 \text{ MHz}; f_{k}Min = \frac{98.8 \text{ MHz}}{40} = 2.47 \text{ MHz}$   
 $\therefore N = \frac{f_{0}}{f_{0}}$ 

$$N_{Max} = \frac{118.6 \text{ MHz}}{200 \text{ kHz}} = 593$$
  $N_{Min} = \frac{98.8 \text{ MHz}}{200 \text{ kHz}} = 494$   $R = \frac{2.56 \text{ MHz}}{5 \text{ kHz}} = 512$ 

#### "CASCADING" VIA OTHER COUNTERS

Fig. 14 shows a BCD-switch compatible arrangement suitable for  $\div$  8 and  $\div$  5 modes. which can be adapted, with slight changes, to the other divide-by-modes. In order to be able to preset to any number from three to about 256,000, while preserving the BCDswitch compatible character of the jam inputs, a rather complex cascading scheme is required. Such a cascading scheme is necessary because the CD4059A can never be preset to a count less than 3 and logic is needed to detect the condition that one of the numbers to be preset in the CD4059A is rather small. In order to simplify the detection logic, only that condition is detected where the jam inputs to terminals 6, 7, and 9 would be low during one count. If such a condition

be low during one count. If such a condition is detected, and if at least 1 is expected to be jammed into the MSB counter, the detection logic removes one from the number to be jammed into the MSB counter (with a place value of 2000 times the divide-by-mode) and jams the same 2000 into the CD4059A by forcing terminals 6, 7, and 9 high.

The clock of the CD4013A may be driven directly from the output of the CD4059A, as shown by dashed option (1), or by the inverted output of the CD4059A, option (2). If option (2) is used the CD4029A cannot count cycles shorter than 3. If option (1) is used propagation delay problems may occur at high counting speeds.


The general circuit in Fig.14 can be simplified considerably if the range of the cascaded counters does not have to start at a very low value. Fig.15 shows an arrangement in the  $\div$  4 mode, where the counting range extends in a BCD-switch compatible manner from 88,003 to 103,999. The arrangement shown in Fig.15 is easy to follow; once during each cycle, the less significant digits are jammed in (14,712 in this case) and then 11,000 (4 x 2750) is jammed in eight times in succession, by forcing jam inputs high or low, as required.


Numbers larger than the extended counter range can also be produced by cascading the CD4059A with some other counting device. Fig.16 shows such an arrangement where only one fixed divide-by number is desired which is close to three times the extended counter range as shown in the last column of Table I. The dual flip-flop wired to produce  $a \div 3$  count, can be replaced by other counters such as the CD4029, CD4510, CD4516, CD4017, or the CD4022. In Fig.16 the ÷ N subsystem is preset once to a number smaller than the desired divide-by number. This smaller number represents the less significant digits of the divide-by number. The subsystem is then preset one or more times to a round number (e.g. 1000, 2000) and multiplied by the number of the divide-by mode (÷ 2 in the example of Fig.16). It is important that the second counting device has an output that is high or low, as the case may be, during only one of its counting states.


4


### 查询"CD4059A-MIL"供应商


#### 2) ÷ N Counter Configuration for UHF – 220 to 400 MHz Channel Spacing: 50 kHz or 25 kHz























Fig. 15 - Dividing by any number from 88,003 to 103,999.







Fig. 16 - Division by 47,690 in ÷2 mode.




4

COMMERCIAL CMOS SPECIAL FUNCTION ICS





test circuit.








Fig.20 - Input leakage current test circuit.



For changing from any mode other than mode 5 (with power on), apply positive pulse to C<sub>in</sub>. This circuit automatically selects master preset mode (K<sub>b</sub> = 0, K<sub>c</sub> = 0) before going into the select conditions for mode 5 (K<sub>a</sub> = 1, K<sub>b</sub> = 0, K = 1). The selection of C<sub>1</sub> and C<sub>2</sub> is critical. C<sub>1</sub> is determined by the VDD voltage--the lower VDD's need larger C<sub>1</sub>'s. C<sub>2</sub> must be 0.1  $\mu$ F or larger.

#### Fig.21 - CD4059A mode 5 power on master preset circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

Dimensions and pad layout for CD4059AH.

#### un an en terretaria A**549**€ an esta anti-Altaria

and the second second





www.ti.com

#### **PACKAGING INFORMATION**

_									
	Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Pea
	CD4059AD3	ACTIVE	CDIP SB	JD	24	1	TBD	POST-PLATE	N / A for Pkg
	CD4059AE	ACTIVE	PDIP	Ν	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg
	CD4059AEE4	ACTIVE	PDIP	Ν	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg
	CD4059AM	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
	CD4059AME4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
	CD4059AMG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www. information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information but may not have conducted destructive testing or chemical ar TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release





In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu

#### OTHER QUALIFIED VERSIONS OF CD4059A, CD4059A-MIL :

- Catalog: CD4059A
- Military: CD4059A-MIL


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# JD (R-CDIP-T\*\*)

# CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

20 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within MIL STD 1835 CDIP2 T8, T14, T16, T18, T20 and T24 respectively.



# **MECHANICAL DATA**


#### <u> 查询"CD4059A-MIL"供应商</u>

#### JD (R-CDIP-T\*\*)

# MCDI005 – JANUARY 1998

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a metal lid.
- D. The terminals are gold-plated.




# **MECHANICAL DATA**

#### MPDI006B - SEPTEMBER 2001 - REVISED APRIL 2002

#### 查询"CD4059A-MIL"供应商

N (R-PDIP-T24)

PLASTIC DUAL-IN-LINE



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-010



# **MECHANICAL DATA**


#### <u> 查询"CD4059A-MII "供应商</u>

#### N (R-PDIP-T\*\*)

MPDI008 - OCTOBER 1994

PLASTIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated