

www.ti.com

TPS65023-Q1

SLVS927C-MARCH 2009-REVISED MAY 2010

# POWER MANAGEMENT IC FOR LI-ION POWERED SYSTEMS

Check for Samples: TPS65023-Q1

# FEATURES

- Qualified for Automotive Applications
- 1.5 A, 90% Efficient Step-Down Converter for Processor Core (VDCDC1)
- 1.2 A, Up to 95% Efficient Step-Down Converter for System Voltage (VDCDC2)
- 1.0 A, 92% Efficient Step-Down Converter for Memory Voltage (VDCDC3)
- 30 mA LDO/Switch for Real Time Clock (VRTC)
- 2 × 200 mA General-Purpose LDO
- Dynamic Voltage Management for Processor Core
- Preselectable LDO Voltage Using Two Digital Input Pins
- Externally Adjustable Reset Delay Time
- Battery Backup Functionality

- Separate Enable Pins for Inductive Converters
- I<sup>2</sup>C<sup>™</sup> Compatible Serial Interface
- 85-μA Quiescent Current
- Low Ripple PFM Mode
- Thermal Shutdown Protection
- 40-Pin 5-mmx5-mm QFN (RSB) or 6-mmx6-mm QFN (RHA) Package

## **APPLICATIONS**

- Digital Media Players
- Internet Audio Player
- Digital Still Camera
- Digital Radio Player
- Supply DaVinci<sup>™</sup> DSP Family Solutions

# DESCRIPTION

The TPS65023 is an integrated Power Management IC for applications powered by one Li-Ion or Li-Polymer cell, and which require multiple power rails. The TPS65023 provides three highly efficient, step-down converters targeted at providing the core voltage, peripheral, I/O and memory rails in a processor based system. The core converter allows for on-the-fly voltage changes via serial interface, allowing the system to implement dynamic power savings. All three step-down converters enter a low-power mode at light load for maximum efficiency across the widest possible range of load currents. The TPS65023 also integrates two general-purpose 200 mA LDO voltage regulators, which are enabled with an external input pin. Each LDO operates with an input voltage range between 1.5 V and 6.5 V, allowing them to be supplied from one of the step-down converters or directly from the battery. The default output voltage of the LDOs can be digitally set to 4 different voltage combinations using the DEFLDO1 and DEFLDO2 pins. The serial interface can be used for dynamic voltage scaling, masking interrupts, or for dis/enabling and setting the LDO output voltages. The interface is compatible with the Fast/Standard mode I<sup>2</sup>C specification, allowing transfers at up to 400 kHz. The TPS65023 is available in 40-pin QFN packages (RHA and RSB), and operates over a free-air temperature of -40°C to 125°C.

#### **ORDERING INFORMATION**<sup>(1)</sup>

TA	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
40%C to 125%C	QFN – RSB	Reel of 3000	TPS65023QRSBRQ1	TPS65023Q
–40°C to 125°C	QFN – RHA	Reel of 2500	TPS65023QRHARQ1	65023QRHA

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



df.dzsc.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# TPS65023-Q1



# <u>SL查容符@TM&RGH 2009 及FM存开处荷2010</u>



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

VI	Input voltage range on all pins except A	AGND and PGND pin	s with respect to AGND	–0.3 V to 7 V
	Current at VINDCDC1, L1, PGND1, VI	2000 mA		
	Peak current at all other pins			1000 mA
	Continuous total power dissipation			See Dissipation Rating Table
T <sub>A</sub>	Operating free-air temperature			-40°C to 125°C
TJ	Maximum junction temperature			125°C
T <sub>stg</sub>	Storage temperature			–65°C to 150°C
			Human-body model (HBM)	2000 V
		RHA package	Machine model (MM)	50 V
	Electropic discharge systemics		Charged-device model (CDM)	750 V
ESD	Electrostatic discharge protection		Human-body model (HBM)	2000 V
		RSB package	Machine model (MM)	100 V
			Charged-device model (CDM)	1000 V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

#### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	THERMAL RESISTANCE, JUNCTION TO AMBIENT $(R_{\theta JA})$	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
RSB <sup>(1)</sup>	2.65 W	39°C/W	1.41 W	1.025 W
RHA <sup>(2)</sup>	3.175 W	31.5°C/W	1.746 W	1.269 W

(1) The thermal resistance, junction-to-ambient ( $R_{0JA}$ ), of the RSB package is 39°C/W measured on a high-K board.

(2) The thermal resistance, junction-to-ambient (R<sub>0JA</sub>), of the RHA package is 31.5°C/W measured on a high-K board.



SLVS927C - MARCH 2009 - REVISED MAY 2010

<u>₩豐精會 PS65023-Q1 "供应商</u>

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Input voltage range step-down converters (VINDCDC1, VINDCDC2, VINDCDC3)	2.5		6	V
	Output voltage range for VDCDC1 step-down converter <sup>(1)</sup>	0.6		VINDCDC1	
Vo	Output voltage range for VDCDC2 step-down converter <sup>(1)</sup>	0.6		VINDCDC2	V
	Output voltage range for VDCDC3 step-down converter <sup>(1)</sup>	0.6		VINDCDC3	
VI	Input voltage range for LDOs (VINLDO1, VINLDO2)	1.5		6.5	V
Vo	Output voltage range for LDOs (VLDO1, VLDO2)	1		VINLDO1-2	V
I <sub>O(DCDC1)</sub>	Output current at L1			1500	mA
	Inductor at L1 <sup>(2)</sup>	1.5	2.2		μH
C <sub>I(DCDC1)</sub>	Input capacitor at VINDCDC1 (2)	10			μF
C <sub>O(DCDC1)</sub>	Output capacitor at VDCDC1 (2)	10	22		μF
I <sub>O(DCDC2)</sub>	Output current at L2			1200	mA
<b>X Y</b>	Inductor at L2 <sup>(2)</sup>	1.5	2.2		μH
C <sub>I(DCDC2)</sub>	Input capacitor at VINDCDC2 <sup>(2)</sup>	10			μF
C <sub>O(DCDC2)</sub>	Output capacitor at VDCDC2 (2)	10	22		μF
I <sub>O(DCDC3)</sub>	Output current at L3			1000	mA
	Inductor at L3 <sup>(2)</sup>	1.5	2.2		μH
C <sub>I(DCDC3)</sub>	Input capacitor at VINDCDC3 <sup>(2)</sup>	10			μF
C <sub>O(DCDC3)</sub>	Output capacitor at VDCDC3 (2)	10	22		μF
C <sub>I(VCC)</sub>	Input capacitor at VCC <sup>(2)</sup>	1			μF
C <sub>i(VINLDO)</sub>	Input capacitor at VINLDO (2)	1			μF
C <sub>O(VLDO1-2)</sub>	Output capacitor at VLDO1, VLDO2 (2)	2.2			μF
I <sub>O(VLDO1-2)</sub>	Output current at VLDO1, VLDO2			200	mA
C <sub>O(VRTC)</sub>	Output capacitor at VRTC (2)	4.7			μF
T <sub>A</sub>	Operating ambient temperature	-40		125	°C
TJ	Operating junction temperature	-40		125	°C
	Resistor from VINDCDC3, VINDCDC2, VINDCDC1 to VCC used for filtering <sup>(3)</sup>		1	10	Ω

(1) When using an external resistor divider at DEFDCDC3, DEFDCDC2, DEFDCDC1

See Applications Information section for more information.

(2) (3) Up to 3 mA can flow into V<sub>CC</sub> when all three converters are running in PWM. This resistor causes the UVLO threshold to be shifted accordingly.



www.ti.com

# SLAS9270-MARCH 2009 REVIDED MAX 2010

# **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V,  $T_A = -40^{\circ}$ C to 125°C, typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CONTR	OL SIGNALS : SCLK, SDAT (input), DCDC1	_EN, DCDC2_EN, DCDC3_EN, LDO_EN, DEFL	DO1, DEF	LDO2		
V <sub>IH</sub>	High level input voltage	Resistor pullup at SCLK and SDAT = 4.7 k $\Omega$ , pulled to VRTC	1.3		$V_{CC}$	V
V <sub>IH</sub>	High level input voltage, SDAT	Resistor pullup at SCLK and SDAT = 4.7 k $\Omega,$ pulled to VRTC	1.45		V <sub>CC</sub>	V
V <sub>IL</sub>	Low level input voltage	Resistor pullup at SCLK and SDAT = 4.7 k $\Omega,$ pulled to VRTC	0		0.4	V
I <sub>H</sub>	Input bias current			0.01	0.1	μA
CONTR	OL SIGNALS : HOT_RESET				·	
V <sub>IH</sub>	High-level input voltage		1.3		$V_{CC}$	V
V <sub>IL</sub>	Low-level input voltage		0		0.4	V
I <sub>IB</sub>	Input bias current			0.01	0.1	μA
t <sub>glitch</sub>	Deglitch time at HOT_RESET		25	30	35	ms
CONTR	OL SIGNALS : LOWBAT, PWRFAIL, RESPV	RON, INT, SDAT (output)				
V <sub>OH</sub>	High-level output voltage				6	V
V <sub>OL</sub>	Low-level output voltage	I <sub>IL</sub> = 5 mA	0		0.3	V
	Duration of low pulse at RESPWRON	External capacitor 1 nF		100		ms
	Deset never en threehold	VRTC falling	-3%	2.4	+3%	N
	Reset power-on threshold	VRTC rising	-3%	2.52	+3%	V



SLVS927C - MARCH 2009-REVISED MAY 2010

<u>\*暨街ºᲚP\$65023 Q1"供应商</u>

#### **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V,  $T_A = -40^{\circ}$ C to 125°C, typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
SUPPL	Y PINS: VCC, VINDCDC1,	VINDCDC2, VINDCDC3				1		
		All three dc-dc converters enabled, zero load, and no switching, LDOs enabled	$\label{eq:VCC} \begin{array}{l} VCC = 3.6 \; V, \; VBACKUP = 3 \; V, \\ V_{(VSYSIN)} = 0 \; V \end{array}$		85	100		
l <sub>(q)</sub>	Operating quiescent			78	90	μA		
(4) (	current, PFM	DCDC1 and DCDC2 converters enabled, zero load, and no switching, LDOs off	$ \begin{array}{l} \mbox{VCC} = 3.6 \mbox{ V, VBACKUP} = 3 \mbox{ V,} \\ \mbox{V}_{(\mbox{VSYSIN})} = 0 \mbox{ V} \end{array} $		57	70		
	DCDC1 converter enabled, zero load, and no switching, LDOs off	$\label{eq:VCC} \begin{array}{l} VCC = 3.6 \ V, \ VBACKUP = 3 \ V, \\ V_{(VSYSIN)} = 0 \ V \end{array}$		43	55			
			All three dc-dc converters enabled and running in PWM, LDOs off	$\label{eq:VCC} \begin{array}{l} VCC = 3.6 \ V, \ VBACKUP = 3 \ V, \\ V_{(VSYSIN)} = 0 \ V \end{array}$		2	3	
I <sub>I</sub>	Current into VCC, PWM	DCDC1 and DCDC2 converters enabled and running in PWM, LDOs off	$\label{eq:VCC} \begin{array}{l} VCC = 3.6 \ V, \ VBACKUP = 3 \ V, \\ V_{(VSYSIN)} = 0 \ V \end{array}$		1.5	2.5	mA	
		DCDC1 converter enabled and running in PWM, LDOs off	VCC = 3.6 V, VBACKUP = 3 V, $V_{(VSYSIN)} = 0 V$		0.85	2		
			$\label{eq:VCC} \begin{array}{l} VCC = 3.6 \ V, \ VBACKUP = 3 \ V, \\ V_{(VSYSIN)} = 0 \ V \end{array}$		23	33	μA	
I <sub>(q)</sub>	Quiescent current	All converters disabled, LDOs off	$\label{eq:VCC} \begin{array}{l} VCC = 2.6 \ V, \ VBACKUP = 3 \ V, \\ V_{(VSYSIN)} = 0 \ V \end{array}$		3.5	5	μA	
			$\label{eq:VCC} \begin{array}{l} VCC = 3.6 \ V, \ VBACKUP = 0 \ V, \\ V_{(VSYSIN)} = 0 \ V \end{array}$			43	μA	



www.ti.com

# SLAS9270-MARCH 2009 REVIDED MAX 2010

## **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V,  $T_A = -40^{\circ}$ C to 125°C, typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	PINS: VBACKUP, VSYSIN, VRTC					
I <sub>(q)</sub>	Operating quiescent current	VBACKUP = 3 V, VSYSIN = 0 V, VCC = 2.6 V, current into VBACKUP		20	33	μA
I <sub>(SD)</sub>	Operating quiescent current	VBACKUP < V_VBACKUP, current into VBACKUP		2	3	μA
	VRTC LDO output voltage	VSYSIN = VBACKUP = 0 V, $I_0 = 0$ mA		3		V
lo	Output current for VRTC	VSYSIN < 2.57 V and VBACKUP < 2.57 V			30	mA
	VRTC short-circuit current limit	VRTC = GND, VSYSIN = VBACKUP = 0 V			100	mA
	Maximum output current at VRTC for RESPWRON = 1	VRTC > 2.6 V, $V_{CC} = 3 V$ , VSYSIN = VBACKUP = 0 V	30			mA
Vo	Output voltage accuracy for VRTC	VSYSIN = VBACKUP = 0 V, $I_0 = 0$ mA	-1%		1%	
	Line regulation for VRTC	VCC = VRTC + 0.5 V to 6.5 V, $I_0$ = 5 mA	-1%		1%	
	Load regulation VRTC	I <sub>O</sub> = 1 mA to 30 mA, VSYSIN = VBACKUP = 0 V	-3%		1%	
	Regulation time for VRTC	Load change from 10% to 90%		10		μS
lkg	Input leakage current at VSYSIN	VSYSIN < V_VSYSIN			2	μA
	r <sub>DS(on)</sub> of VSYSIN switch				12.5	Ω
	r <sub>DS(on)</sub> of VBACKUP switch				12.5	Ω
	Input voltage range at VBACKUP <sup>(1)</sup>		2.73		3.75	V
	Input voltage range at VSYSIN <sup>(1)</sup>		2.73		3.75	V
	VSYSIN threshold	VSYSIN falling	-3%	2.55	3%	V
	VSYSIN threshold	VSYSIN rising	-3%	2.65	3%	V
	VBACKUP threshold	VBACKUP falling	-3%	2.55	3%	V
	VBACKUP threshold	VBACKUP falling	-3%	2.65	3%	V
SUPPLY	PIN: VINLDO	·	·		1	
(q)	Operating quiescent current	Current per LDO into VINLDO		16	30	μA
I <sub>(SD)</sub>	Shutdown current	Total current for both LDOs into VINLDO, VLDO = 0 V		0.1	1	μA

(1) Based on the requirements for the Intel PXA270 processor.

6 Submit Documentation Feedback

Copyright © 2009–2010, Texas Instruments Incorporated



SLVS927C - MARCH 2009-REVISED MAY 2010

<u>₩豐簡會 PS65023 Q1 "供应商</u>

#### **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V,  $T_A = -40^{\circ}$ C to 125°C, typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDCDC1	STEP-DOWN CONVERTE	R					
VI	Input voltage range, VI	NDCDC1		2.5		6	V
I <sub>O</sub>	Maximum output curre	nt		1500			mA
I <sub>(SD)</sub>	Shutdown supply curre	nt in VINDCDC1	DCDC1_EN = GND		0.1	1	μA
r <sub>DS(on)</sub>	P-channel MOSFET or	n-resistance	$VINDCDC1 = V_{(GS)} = 3.6 V$		125	261	mΩ
l <sub>lkg</sub>	P-channel leakage cur	rent	VINDCDC1 = 6 V			2	μA
r <sub>DS(on)</sub>	N-channel MOSFET or	n-resistance	$VINDCDC1 = V_{(GS)} = 3.6 V$		130	260	mΩ
l <sub>ikg</sub>	N-channel leakage cur	rent	$V_{(DS)} = 6 V$		7	10	μA
	Forward current limit (P-channel and N-channel)		2.5 V < V <sub>I(MAIN)</sub> < 6 V	1.9	2.19	2.6	А
f <sub>S</sub>	Oscillator frequency			1.95	2.25	2.55	MHz
	Fixed output voltage FPWMDCDC1=0		VINDCDC1 = 2.5 V to 6 V, 0 mA $\leq$ I <sub>0</sub> $\leq$ 1.5 A	-2		2	0/
	Fixed output voltage FPWMDCDC1=1	All VDCDC1	VINDCDC1 = 2.5 V  to  6 V, 0 mA ≤ I <sub>0</sub> ≤ 1.5 A	-1		1	%
	Adjustable output volta divider at DEFDCDC1,		VINDCDC1 = VDCDC1 + 0.3 V (min 2.5 V) to 6 V, 0 mA $\leq$ I <sub>O</sub> $\leq$ 1.2 A	-2		2	%
	Adjustable output volta divider at DEFDCDC1,		VINDCDC1 = VDCDC1 + 0.3 V (min 2.5 V) to 6 V, 0 mA $\leq$ I <sub>O</sub> $\leq$ 1.2 A	-1		1	%
	Line Regulation Load Regulation Soft start ramp time		VINDCDC1 = VDCDC1 + 0.3 V (min. 2.5 V) to 6 V, $I_0$ = 10 mA		0		%/V
			I <sub>O</sub> = 10 mA to 1200 mA		0.25		%/A
			VDCDC1 ramping from 5% to 95% of target value		750		μs
	Internal resistance from	n L1 to GND			1		MΩ
	VDCDC1 discharge res	sistance	DCDC1 discharge = 1		300		Ω

# SLAS9270-MARCH 2009-REVIDED MAX 2010

**ELECTRICAL CHARACTERISTICS** 

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V,  $T_A = -40^{\circ}$ C to 125°C, typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	ł	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDCDC2	STEP-DOWN CONVERT	ER					
VI	Input voltage range, V	INDCDC2		2.5		6	V
	Maximum output current		DEFDCDC2 = GND	1200			
Ι <sub>Ο</sub>			VINDCDC2 = 3.6 V, 3.3 V - 1% ≤ VDCDC2 ≤ 3.3 V + 1%	1000			mA
I <sub>(SD)</sub>	Shutdown supply curre	ent in VINDCDC2	DCDC2_EN = GND		0.1	1	μA
r <sub>DS(on)</sub>	P-channel MOSFET o	n-resistance	$VINDCDC2 = V_{(GS)} = 3.6 V$		140	300	mΩ
l <sub>lkg</sub>	P-channel leakage cur	rent	VINDCDC2 = 6 V			2	μA
r <sub>DS(on)</sub>	N-channel MOSFET o	n-resistance	$VINDCDC2 = V_{(GS)} = 3.6 V$		150	297	mΩ
l <sub>lkg</sub>	N-channel leakage cui	rrent	V <sub>(DS)</sub> = 6 V		7	10	μA
I <sub>LIMF</sub>	Forward current limit (P-channel and N-channel)		2.5 V < VINDCDC2 < 6 V	1.7	1.94	2.2	А
f <sub>S</sub>	Oscillator frequency			1.95	2.25	2.55	MHz
	Fixed output voltage	VDCDC2 = 1.8 V	VINDCDC2 = 2.5 V to 6 V, 0 mA $\leq$ I <sub>O</sub> $\leq$ 1.2 A	-2		2	0/
	FPWMDCDC2=0	VDCDC2 = 3.3 V	VINDCDC2 = $3.7 \text{ V}$ to $6 \text{ V}$ , 0 mA $\leq I_0 \leq 1.2 \text{ A}$	-1		1	%
	Fixed output voltage	VDCDC2 = 1.8 V	VINDCDC2 = 2.5 V to 6 V, 0 mA $\leq$ I <sub>O</sub> $\leq$ 1.2 A	-2		2	0/
	FPWMDCDC2=1	VDCDC2 = 3.3 V	VINDCDC2 = $3.7 \text{ V}$ to $6 \text{ V}$ , 0 mA $\leq I_0 \leq 1.2 \text{ A}$	-1		1	%
	Adjustable output volta divider at DEFDCDC2		VINDCDC2 = VDCDC2 + 0.3 V (min 2.5 V) to 6 V, 0 mA $\leq$ I <sub>O</sub> $\leq$ 1 A	-2%		2%	
	Adjustable output volta divider at DEFDCDC2		VINDCDC2 = VDCDC2 + 0.3 V (min 2.5 V) to 6 V, 0 mA $\leq$ I <sub>O</sub> $\leq$ 1 A	-1%		1%	
	Line Regulation Load Regulation Soft start ramp time		VINDCDC2 = VDCDC2 + 0.3 V (min. 2.5 V) to 6 V, $I_0$ = 10 mA		0		%/V
			I <sub>O</sub> = 10 mA to 1000 mA		0.25		%/A
			VDCDC2 ramping from 5% to 95% of target value		750		μS
	Internal resistance from	m L2 to GND			1		MΩ
	VDCDC2 discharge re	sistance	DCDC2 discharge =1		300		Ω

8

www.ti.com



SLVS927C - MARCH 2009-REVISED MAY 2010

<u>\*暨街ª₽₽\$65023 Q1"供应商</u>

#### **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V,  $T_A = -40^{\circ}$ C to 125°C, typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDCDC3	STEP-DOWN CONVERTE	R					
VI	Input voltage range, V	INDCDC3		2.5		6	V
			DEFDCDC3 = GND	1000			
lo	Maximum output current		VINDCDC3 = 3.6 V, 3.3 V - 1% ≤ VDCDC3 ≤ 3.3 V + 1%	525			mA
I <sub>(SD)</sub>	Shutdown supply curre	ent in VINDCDC3	DCDC3_EN = GND		0.1	1	μA
r <sub>DS(on)</sub>	P-channel MOSFET o	n-resistance	VINDCDC3 = V <sub>(GS)</sub> = 3.6 V		310	698	mΩ
l <sub>lkg</sub>	P-channel leakage cur	rrent	VINDCDC3 = 6 V		0.1	2	μA
r <sub>DS(on)</sub>	N-channel MOSFET o	n-resistance	VINDCDC3 = V <sub>(GS)</sub> = 3.6 V		220	503	mΩ
l <sub>lkg</sub>	N-channel leakage cu	rrent	V <sub>(DS)</sub> = 6 V		7	10	μA
	Forward current limit (P-channel and N-channel)		2.5 V < VINDCDC3 < 6 V	1.28	1.49	1.69	А
f <sub>S</sub>	Oscillator frequency			1.95	2.25	2.55	MHz
	Fixed output voltage	VDCDC3 = 1.8 V	VINDCDC3 = 2.5 V to 6 V, 0 mA $\leq$ I <sub>0</sub> $\leq$ 1 A	-2		2	0/
	FPWMDCDC3=0	VDCDC3 = 3.3 V	VINDCDC3 = 3.6 V to 6 V, 0 mA $\leq$ I <sub>O</sub> $\leq$ 1 A	-1		1	%
	Fixed output voltage	VDCDC3 = 1.8 V	VINDCDC3 = 2.5 V to 6 V, 0 mA $\leq$ I <sub>0</sub> $\leq$ 1 A	-2		2	0/
	FPWMDCDC3=1	VDCDC3 = 3.3 V	VINDCDC3 = 3.6 V to 6 V, 0 mA $\leq$ I <sub>O</sub> $\leq$ 1 A	-1		1	%
	Adjustable output volta divider at DEFDCDC3		VINDCDC3 = VDCDC3 + 0.5 V (min 2.5 V) to 6 V, 0 mA $\leq$ I <sub>O</sub> $\leq$ 800 mA	-2%		2%	
	Adjustable output volta divider at DEFDCDC3		VINDCDC3 = VDCDC3 + 0.5 V (min 2.5 V) to 6 V, 0 mA $\leq$ I <sub>O</sub> $\leq$ 800 mA	-1%		1%	
	Line Regulation		VINDCDC3 = VDCDC3 + 0.3 V (min. 2.5 V) to 6 V, $I_0$ = 10 mA		0		%/V
			I <sub>O</sub> = 10 mA to 1000 mA		0.25		%/A
	Soft start ramp time		VDCDC3 ramping from 5% to 95% of target value		750		μS
	Internal resistance from	m L3 to GND			1		MΩ
	VDCDC3 discharge re	sistance	DCDC3 discharge =1		300		Ω

SLAS9270-MARCH2009-REVIDED MAX 2010

# **ELECTRICAL CHARACTERISTICS**

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V,  $T_A = -40^{\circ}$ C to 125°C, typical values are at  $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VLDO1 and VLD	002 LOW DROPOUT REGULATORS					
VI	Input voltage range for LDO1, 2		1.5		6.5	V
V <sub>O(LD01)</sub>	LDO1 output voltage range		1		3.15	V
V <sub>O(LDO2)</sub>	LDO2 output voltage range		1		3.3	V
i	Maximum output current for LDO1,	V <sub>I</sub> = 1.8 V, V <sub>O</sub> = 1.3 V	200			
I <sub>O</sub>	LDO2	V <sub>I</sub> = 1.5 V, V <sub>O</sub> = 1.3 V		120		mA
I <sub>(SC)</sub>	LDO1 and LDO2 short circuit current limit	$V_{(LDO1)} = GND, V_{(LDO2)} = GND$			400	mA
		I <sub>O</sub> = 50 mA, VINLDO = 1.8 V			120	
	Minimum voltage drop at LDO1, LDO2	I <sub>O</sub> = 50 mA, VINLDO = 1.5 V		65	150	mV
		I <sub>O</sub> = 200 mA, VINLDO = 1.8 V			300	
	Output voltage accuracy for LDO1, LDO2	I <sub>O</sub> = 10 mA	-2%		1%	
	Line regulation for LDO1, LDO2	VINLDO1, 2 = VLDO1,2 + 0.5 V (min. 2.5 V) to 6.5 V, I <sub>O</sub> = 10 mA	-1%		1%	
	Load regulation for LDO1, LDO2	$I_0 = 0 \text{ mA to } 50 \text{ mA}$	-1%		1%	
	Regulation time for LDO1, LDO2	Load change from 10% to 90%		10		μS
ANALOG SIGNA	ALS DEFDCDC1, DEFDCDC2, DEFDCD	0C3				
V <sub>IH</sub>	High-level input voltage		1.3		VCC	V
V <sub>IL</sub>	Low-level input voltage		0		0.1	V
	Input bias current			0.001	0.05	μΑ
THERMAL SHU	TDOWN					
T <sub>(SD)</sub>	Thermal shutdown	Increasing junction temperature		160		°C
	Thermal shutdown hysteresis	Decreasing junction temperature		20		°C
INTERNAL UND	ERVOLTAGE LOCK OUT					
UVLO	Internal UVLO	VCC falling	-2%	2.35	2%	V
V <sub>(UVLO_HYST)</sub>	Internal UVLO comparator hysteresis			120		mV
VOLTAGE DETE	ECTOR COMPARATORS					
	Comparator threshold (PWRFAIL_SNS, LOWBAT_SNS)	Falling threshold	-2%	1	2%	V
	Hysteresis		40	50	60	mV
	Propagation delay	25-mV overdrive			10	μS
POWER GOOD					+	
V <sub>(PGOODF)</sub>		VDCDC1, VDCDC2, VDCDC3, VLDO1, VLDO2, decreasing	-12%	-10%	-8%	
V <sub>(PGOODR)</sub>		VDCDC1, VDCDC2, VDCDC3, VLDO1, VLDO2, increasing	-7%	-5%	-3%	

INSTRUMENTS


**FEXAS** 



# 

# TPS65023-Q1

SLVS927C - MARCH 2009 - REVISED MAY 2010



#### TERMINAL FUNCTIONS

TERMINA	TERMINAL		MINAL I/O		DESCRIPTION			
NAME	NO.	10	DESCRIPTION					
SWITCHING RE	SWITCHING REGULATOR SECTION							
AGND1	40		Analog ground. All analog ground pins are connected internally on the chip.					
AGND2	17		Analog ground. All analog ground pins are connected internally on the chip.					
PowerPAD™	-		Connect the exposed thermal pad to analog ground.					
VINDCDC1	6	I	Input voltage for VDCDC1 step-down converter. VINDCDC1 must be connected to the same voltage supply as VINDCDC2, VINDCDC3, and VCC.					
L1	7		Switch pin of VDCDC1 converter. The VDCDC1 inductor is connected here.					
VDCDC1	9	I	VDCDC1 feedback voltage sense input. Connect directly to VDCDC1					
PGND1	8		Power ground for VDCDC1 converter.					
VINDCDC2	36	I	Input voltage for VDCDC2 step-down converter. VINDCDC2 must be connected to the same voltage supply as VINDCDC1, VINDCDC3, and VCC.					
L2	35		Switch pin of VDCDC2 converter. The VDCDC2 inductor is connected here.					
VDCDC2	33	I	VDCDC2 feedback voltage sense input. Connect directly to VDCDC2					
PGND2	34		Power ground for VDCDC2 converter					
VINDCDC3	5	I	Input voltage for VDCDC3 step-down converter. VINDCDC3 must be connected to the same voltage supply as VINDCDC1, VINDCDC2, and VCC.					
L3	4		Switch pin of VDCDC3 converter. The VDCDC3 inductor is connected here.					
VDCDC3	2	I	VDCDC3 feedback voltage sense input. Connect directly to VDCDC3					
PGND3	3		Power ground for VDCDC3 converter.					
VCC	37	I	Power supply for digital and analog circuitry of VDCDC1, VDCDC2, and VDCDC3 dc-dc converters. VCC must be connected to the same voltage supply as VINDCDC3, VINDCDC1, and VINDCDC2. VCC also supplies serial interface block.					

Copyright © 2009–2010, Texas Instruments Incorporated

# SLMS9研修TMARCH20097REVIDEDMAX2010

# **TERMINAL FUNCTIONS (continued)**

TERMINAL			DESCRIPTION					
NAME	NO.							
DEFDCDC1	10	I	Input signal indicating default VDCDC1 voltage, $0 = 1.2$ V, $1 = 1.6$ V DEFDCDC1 can also be connected to a resistor divider between VDCDC1 and GND, if the output voltage of the DCDC1 converter is set in a range from 0.6 V to VINDCDC1 V.					
DEFDCDC2	32	I	Input signal indicating default VDCDC2 voltage, $0 = 1.8$ V, $1 = 3.3$ V DEFDCDC2 can also be connected to a resistor divider between VDCDC2 and GND, if the output voltage of the DCDC2 converter is set in a range from 0.6 V to VINDCDC2 V.					
DEFDCDC3	1	I	Input signal indicating default VDCDC3 voltage, $0 = 1.8$ V, $1 = 3.3$ V DEFDCDC3 can also be connected to a resistor divider between VDCDC3 and GND, if the output voltage of the DCDC3 converter is set in a range from 0.6 V to VINDCDC3 V.					
DCDC1_EN	25	I	VDCDC1 enable pin. A logic high enables the regulator, a logic low disables the regulator.					
DCDC2_EN	24	I	VDCDC2 enable pin. A logic high enables the regulator, a logic low disables the regulator.					
DCDC3_EN	23	I	VDCDC3 enable pin. A logic high enables the regulator, a logic low disables the regulator.					
LDO REGULATO	R SECT	TION						
VINLDO	19	I	Input voltage for LDO1 and LDO2					
VLDO1	20	0	Output voltage of LDO1					
VLDO2	18	0	Output voltage of LDO2					
LDO_EN	22	I	Enable input for LDO1 and LDO2. A Logic high enables the LDOs, a logic low disables the LDOs.					
VBACKUP	15	I	Connect the backup battery to this input pin.					
VRTC	16	0	Output voltage of the LDO/switch for the real time clock.					
VSYSIN	14	I	Input of system voltage for VRTC switch.					
DEFLD01	12	I	Digital input. DEFLD01 sets the default output voltage of LDO1 and LDO2.					
DEFLD02	13	I	Digital input. DEFLD02 sets the default output voltage of LDO1 and LDO2.					
CONTROL AND	I <sup>2</sup> C SEC	TION						
HOT_RESET	11	I	Push button input that reboots or wakes up the processor via RESPWRON output pin.					
TRESPWRON	26	I	Connect the timing capacitor to TRESPWRON to set the reset delay time: 1 nF $\rightarrow$ 100 ms.					
RESPWRON	27	0	Open drain system reset output.					
PWRFAIL	31	0	Open drain output. Active low when PWRFAIL comparator indicates low VBAT condition.					
LOW_BAT	21	0	Open drain output of LOW_BAT comparator.					
INT	28	0	Open drain output					
SCLK	30	I	Serial interface clock line					
SDAT	29	I/O	Serial interface data/address					
PWRFAIL_SNS	38	I	Input for the comparator driving the PWRFAIL output.					
LOWBAT_SNS	39	I.	Input for the comparator driving the LOW_BAT output.					



www.ti.com




# TPS65023-Q1

SLVS927C-MARCH 2009-REVISED MAY 2010

# \*查椅\*\*\*P\$65023 Q1"供应商







www.ti.com

SL查销GTHARSH2993及FMARPM街2010

# **TYPICAL CHARACTERISTICS**

Graphs were taken using the EVM with the following inductor/output capacitor combinations:

CONVERTER	INDUCTOR	OUTPUT CAPACITOR	OUTPUT CAPACITOR VALUE
VDCDC1	VLCF4020-2R2	C2012X5R0J106M	2 × 10 μF
VDCDC2	VLCF4020-2R2	C2012X5R0J106M	2 × 10 μF
VDCDC3	VLF4012AT-2R2M1R5	C2012X5R0J106M	2 × 10 μF

#### Table 1. Table of Graphs


			FIGURE
η	Efficiency	vs Output current	1, 2, 3, 4, 5, 6
	Output voltage	vs Output current @ 85°C	7, 8
	Line transient response		9, 10, 11
	Load transient response		12, 13, 14
	VDCDC2 PFM operation		15
	VDCDC2 low ripple PFM operation		16
	VDCDC2 PWM operation		17
	Startup VDCDC1, VDCDC2 and VDCDC3		18
	Startup LDO1 and LDO2		19
	Line transient response		20, 21, 22
	Load transient response		23, 24, 25


Efficiency - %

0

0.01

0.1





10

Figure 2.

IO - Output Current - mA

1

100

1 k

10 k






Figure 6.

Copyright © 2009–2010, Texas Instruments Incorporated

Figure 5.








Figure 9.

Figure 10.



# TPS65023-Q1

# <u>₩豐椅♥₩P\$65023 Q1"供应商</u>




Figure 11.





Figure 13.

#### SLVS927C - MARCH 2009-REVISED MAY 2010

#### **VDCDC1 LOAD TRANSIENT RESPONSE**



#### Figure 12.







Figure 14.

# VDCDC2 LOAD TRANSIENT RESPONSE




#### www.ti.com

# <u>SL参销GTNGS55299-及FW展开处带2010</u>



#### Figure 15.





#### VDCDC2 OUTPUT VOLTAGE RIPPLE




Figure 16.






Figure 18.



# **TPS65023-Q1**

# <u>₩豐精會 PS65023-Q1 "供应商</u>




Figure 21.

SLVS927C - MARCH 2009 - REVISED MAY 2010



www.ti.com

# <u>SL查得命下的经路的2999 及早期秩序型储2010</u>





Figure 23.

Figure 24.







<del>"豐樹¶"PS65023 Q1"供应商-</del>

#### SLVS927C - MARCH 2009 - REVISED MAY 2010

#### DETAILED DESCRIPTION

#### VRTC Output and Operation With or Without Backup Battery

The VRTC pin is an always-on output, intended to supply up to 30 mA to a permanently required rail (i.e., for a real-time clock). The TPS65023 asserts the RESPWRON signal if VRTC drops below 2.4 V. VRTC is selected from a priority scheme based on the VSYSIN and VBACKUP inputs.

When the voltage at the VSYSIN pin exceeds 2.65 V, VRTC connects to the VSYSIN input via a PMOS switch and all other paths to VRTC are disabled. The PMOS switch drops a maximum of 375 mV at 30 mA, which should be considered when using VRTC. VSYSIN can be connected to any voltage source with the appropriate input voltage, including VCC or, if set to 3.3-V output, DCDC2 or DCDC3. When VSYSIN falls below 2.65 V or shorts to ground, the PMOS switch connecting VRTC and VSYSIN opens and VRTC then connects to either VBACKUP or the output of a dedicated 3-V/30-mA LDO. *Texas Instruments recommends connecting VSYSIN to VCC or ground - VCC if a non-replaceable primary cell is connected to VBACKUP and ground if the VRTC output will float.* 

If the PMOS switch between VSYSIN and VRTC is open and VBACKUP exceeds 2.65 V, VRTC connects to VBACKUP via a PMOS switch. The PMOS switch drops a maximum of 375 mV at 30 mA, which should be considered if using VRTC. A typical application may connect VBACKUP to a primary Li button cell, but any battery that provides a voltage between 2.65 V and 6 V (i.e. a single Li-Ion cell or a single boosted NiMH battery) is acceptable, to supply the VRTC output. *In systems with no backup battery, the VBACKUP pin should be connected to GND.* 

If the switches between VRTC and VSYSIN or VBACKUP are open, the dedicated 3-V/30-mA LDO, driven from VCC, connects to VRTC. This LDO is disabled if the voltage at the VSYSIN input exceeds 2.65 V.

Inside TPS65023 there is a switch (Vmax switch) which selects the higher voltage between VCC and VBACKUP. This is used as the supply voltage for some basic functions. The functions powered from the output of the Vmax switch are:


- INT output
- RESPWRON output
- HOT RESET input
- LOW BAT output
- PWRFAIL output
- Enable pins for dc-dc converters, LDO1 and LDO2
- Undervoltage lockout comparator (UVLO)
- · Reference system with low frequency timing oscillators
- LOW\_BAT and PWRFAIL comparators

The main 2.25-MHz oscillator, and the  $I^2C^{TM}$  interface are only powered from V<sub>CC</sub>.

TEXAS INSTRUMENTS

<u>SL查销GT MARS 2009 及FW 积少做 2010</u>

www.ti.com



- A. V\_VSYSIN, V\_VBACKUP thresholds: falling = 2.55 V, rising = 2.65 V  $\pm$ 3%
- B. RESPWRON thresholds: falling = 2.4 V, rising = 2.52 V ±3%

#### Figure 26.

## Step-Down Converters, VDCDC1, VDCDC2, and VDCDC3

The TPS65023 incorporates three synchronous step-down converters operating typically at 2.25 MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the converters automatically enter the power save mode (PSM), and operate with pulse frequency modulation (PFM). The VDCDC1 converter is capable of delivering 1.5 A output current, the VDCDC2 converter is capable of delivering 1.2 A and the VDCDC3 converter is capable of delivering up to 1 A.

The converter output voltages can be programmed via the DEFDCDC1, DEFDCDC2 and DEFDCDC3 pins. The pins can either be connected to GND, VCC, or to a resistor divider between the output voltage and GND. The VDCDC1 converter defaults to 1.2 V or 1.6 V depending on the DEFDCDC1 configuration pin. If DEFDCDC1 is tied to ground, the default is 1.2 V. If it is tied to VCC, the default is 1.6 V. When the DEFDCDC1 V. See the application information section for more details. The core voltage can be reprogrammed via the serial interface in the range of 0.8 V to 1.6 V with a programmable slew rate. The converter is forced into PWM operation whilst any programmed voltage change is underway, whether the voltage is being increased or decreased. The DEFCORE and DEFSLEW registers are used to program the output voltage and slew rate during voltage transitions.

The VDCDC2 converter defaults to 1.8 V or 3.3 V depending on the DEFDCDC2 configuration pin. If DEFDCDC2 is tied to ground, the default is 1.8 V. If it is tied to VCC, the default is 3.3 V. When the DEFDCDC2 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6 V to VINDCDC2 V.

The VDCDC3 converter defaults to 1.8 V or 3.3 V depending on the DEFDCDC3 configuration pin. If DEFDCDC3 is tied to ground the default is 1.8 V. If it is tied to VCC, the default is 3.3 V. When the DEFDCDC3 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6 V to VINDCDC3 V.

The step-down converter outputs (when enabled) are monitored by power good (PG) comparators, the outputs of which are available via the serial interface. The outputs of the dc-dc converters can be optionally discharged via on-chip  $300-\Omega$  resistors when the dc-dc converters are disabled.



# <u>₩豐铈♥₽\$65023 Q1"供应商</u>

During PWM operation, the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on. The inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch if the current limit of the P-channel switch is exceeded. After the adaptive dead time used to prevent shoot through current, the N-channel MOSFET rectifier is turned on, and the inductor current ramps down. The next cycle is initiated by the clock signal, again turning off the N-channel rectifier and turning on the P-channel switch.

The three dc-dc converters operate synchronized to each other with the VDCDC1 converter as the master. A 180° phase shift between the VDCDC1 switch turn on and the VDCDC2 and a further 90° shift to the VDCDC3 switch turn on decreases the input RMS current and smaller input capacitors can be used. This is optimized for a typical application where the VDCDC1 converter regulates a Li-Ion battery voltage of 3.7 V to 1.2 V, the VDCDC2 converter from 3.7 V to 1.8 V, and the VDCDC3 converter from 3.7 V to 3.3 V. The phase of the three converters can be changed using the CON\_CTRL register.

#### **Power-Save Mode Operation (PSM)**

As the load current decreases, the converters enter the power-save mode operation. During PSM, the converters operate in a burst mode (PFM mode) with a frequency between 750 kHz and 2.25 MHz, nominal for one burst cycle. However, the frequency between different burst cycles depends on the actual load current and is typically far less than the switching frequency with a minimum quiescent current to maintain high efficiency.

In order to optimize the converter efficiency at light load, the average current is monitored and if in PWM mode the inductor current remains below a certain threshold, then PSM is entered. The typical threshold to enter PSM is calculated as follows:

$$I_{PFMDCDC1 enter} = \frac{VINDCDC1}{24 \Omega}$$
$$I_{PFMDCDC2 enter} = \frac{VINDCDC2}{26 \Omega}$$
$$I_{PFMDCDC3 enter} = \frac{VINDCDC3}{39 \Omega}$$

(1)

During the PSM the output voltage is monitored with a comparator, and by maximum skip burst width. As the output voltage falls below the threshold, set to the nominal  $V_0$ , the P-channel switch turns on and the converter effectively delivers a constant current defined as follows.

	VINDCDC1
PFMDCDC1 leave =	18 Ω
	VINDCDC2
PFMDCDC2 leave =	20 Ω
	VINDCDC3
PFMDCDC3 leave =	29 Ω

(2)

If the load is below the delivered current then the output voltage rises until the same threshold is crossed in the other direction. All switching activity ceases, reducing the quiescent current to a minimum until the output voltage has again dropped below the threshold. The power save mode is exited, and the converter returns to PWM mode if either of the following conditions are met:

- 1. the output voltage drops 2% below the nominal  $V_0$  due to increasing load current
- 2. the PFM burst time exceeds 16 x 1/fs (7.11  $\mu$ s typical).

These control methods reduce the quiescent current to typically 14 µA per converter, and the switching activity to

# SL查容弱GTMARSH2999-QFM牌中处街2010

a minimum, thus achieving the highest converter efficiency. Setting the comparator thresholds at the nominal output voltage at light load current results in a low output voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor. Increasing capacitor values makes the output ripple tend to zero. The PSM is disabled through the I<sup>2</sup>C interface to force the individual converters to stay in fixed frequency PWM mode.

# Low-Ripple Mode

Setting Bit 3 in register CON-CTRL to 1 enables the low ripple mode for all of the dc-dc converters if operated in PFM mode. For an output current less than approximately 10 mA, the output voltage ripple in PFM mode is reduced, depending on the actual load current. The lower the actual output current on the converter, the lower the output ripple voltage. For an output current above 10 mA, there is only minor difference in output voltage ripple between PFM mode and low ripple PFM mode. As this feature also increases switching frequency, it is used to keep the switching frequency above the audible range in PFM mode down to a low output current.

# Soft Start

Each of the three converters has an internal soft start circuit that limits the inrush current during start-up. The soft start is realized by using a low current to initially charge the internal compensation capacitor. The soft start time is typically 750  $\mu$ s if the output voltage ramps from 5% to 95% of the final target value. If the output is already precharged to some voltage when the converter is enabled, then this time is reduced proportionally. There is a short delay of typically 170  $\mu$ s between the converter being enabled and switching activity actually starting. This allows the converter to bias itself properly, to recognize if the output is precharged, and if so to prevent discharging of the output while the internal soft start ramp catches up with the output voltage.

# 100% Duty Cycle Low-Dropout Operation

The TPS65023 converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage required to maintain dc regulation depends on the load current and output voltage. It is calculated as:

$$Vin_{min} = Vout_{min} + Iout_{max} \times (r_{DS(on)}max + R_L)$$
(3)

with:

lout<sub>max</sub> = maximum load current (Note: ripple current in the inductor is zero under these conditions)

 $r_{DS(on)}$ max = maximum P-channel switch  $r_{DS(on)}$ 

 $R_L = DC$  resistance of the inductor

Vout<sub>min</sub> = nominal output voltage minus 2% tolerance limit

## Active Discharge When Disabled

When the VDCDC1, VDCDC2, and VDCDC3 converters are disabled, due to an UVLO, DCDC\_EN or OVERTEMP condition, it is possible to actively pull down the outputs. This feature is disabled per default and is individually enabled via the CON\_CTRL2 register in the serial interface. When this feature is enabled, the VDCDC1, VDCDC2, and VDCDC3 outputs are discharged by a 300  $\Omega$  (typical) load which is active as long as the converters are disabled.

## **Power Good Monitoring**

All three step-down converters and both the LDO1 and LDO2 linear regulators have power good comparators. Each comparator indicates when the relevant output voltage has dropped 10% below its target value with 5% hysteresis. The outputs of these comparators are available in the PGOODZ register via the serial interface. An interrupt is generated when any voltage rail drops below the 10% threshold. The comparators are disabled when the relevant PGOODZ register bits indicate that power is good.





# <u>₩豐簡¶P\$65023 Q1"供应商</u>

#### Low-Dropout Voltage Regulators

SLVS927C - MARCH 2009-REVISED MAY 2010

The low dropout voltage regulators are designed to operate well with low value ceramic input and output capacitors. They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 300 mV at rated output current. Each LDO supports a current limit feature. Both LDOs are enabled by the LDO EN pin, both LDOs can be disabled or programmed via the serial interface using the REG CTRL and LDO\_CTRL registers. The LDOs also have reverse conduction prevention. This allows the possibility to connect external regulators in parallel in systems with a backup battery. The TPS65023 step-down and LDO voltage regulators automatically power down when the V<sub>CC</sub> voltage drops below the UVLO threshold or when the junction temperature rises above 160°C.

#### **Power Good Monitoring**

Both the LDO1 and LDO2 linear regulators have power good comparators. Each comparator indicates when the relevant output voltage has dropped 10% below its target value, with 5% hysteresis. The outputs of these comparators are available in the PGOODZ register via the serial interface. An interrupt is generated when any voltage rail drops below the 10% threshold. The comparators are disabled when the LDOs are disabled and the relevant PGOODZ register bits indicate that power is good.

#### **Undervoltage Lockout**

The undervoltage lockout circuit for the five regulators on the TPS65023 prevents the device from malfunctioning at low-input voltages and from excessive discharge of the battery. It disables the converters and LDOs. The UVLO circuit monitors the VCC pin, the threshold is set internally to 2.35 V with 5% (120 mV) hysteresis. Note that when any of the dc-dc converters are running, there is an input current at the VCC pin, which is up to 3 mA when all three converters are running in PWM mode. This current needs to be taken into consideration if an external RC filter is used at the VCC pin to remove switching noise from the TPS65023 internal analog circuitry supply.

#### **Power-Up Sequencing**

The TPS65023 power-up sequencing is designed to be entirely flexible and customer driven. This is achieved by providing separate enable pins for each switch-mode converter, and a common enable signal for the LDOs. The relevant control pins are described in Table 2.

PIN NAME	I/O	FUNCTION
DEFDCDC3	I	Defines the default voltage of the VDCDC3 switching converter. DEFDCDC3 = 0 defaults VDCDC3 to 1.8 V, DEFDCDC3 = VCC defaults VDCDC3 to 3.3 V.
DEFDCDC2	I	Defines the default voltage of the VDCDC2 switching converter. DEFDCDC2 = 0 defaults VDCDC2 to 1.8 V, DEFDCDC2 = VCC defaults VDCDC2 to 3.3 V.
DEFDCDC1	I	Defines the default voltage of the VDCDC1 switching converter. DEFDCDC1 = 0 defaults VDCDC1 to 1.2 V, DEFDCDC1 = VCC defaults VDCDC1 to 1.6 V.
DCDC3_EN	I	Set DCDC3_EN = 0 to disable and DCDC3_EN = 1 to enable the VDCDC3 converter
DCDC2_EN	I	Set DCDC2_EN = 0 to disable and DCDC2_EN = 1 to enable the VDCDC2 converter
DCDC1_EN	I	Set DCDC1_EN = 0 to disable and DCDC1_EN = 1 to enable the VDCDC1 converter
HOT_RESET	I	The HOT_RESET pin generates a reset (RESPWRON) for the processor.HOT_RESET does not alter any TPS65023 settings except the output voltage of VDCDC1. Activating HOT_RESET sets the voltage of VDCDC1 to its default value defined with the DEFDCDC1 pin. HOT_RESET is internally de-bounced by the TPS65023.
RESPWRON	0	RESPWRON is held low when power is initially applied to the TPS65023. The VRTC voltage is monitored: RESWPRON is low when VRTC < 2.4 V and remains low for a time defined by the external capacitor at the TRESPWRON pin. RESPWRON can also be forced low by activation of the HOT_RESET pin.
TRESPWRON	I	Connect a capacitor here to define the RESET time at the RESPWRON pin (1 nF typically gives 100 ms).

#### Table 2. Control Pins and Status Outputs for DC-DC Converters

# SLMS的GTMARSH2999-QFM的中央社会2010

#### System Reset and Control Signals

The RESPWRON signal can be used as a global reset for the application. It is an open drain output. The RESPWRON signal is generated according to the power good comparator of VRTC, and remains low for t<sub>nrespwron</sub> seconds after VRTC has risen above 2.52 V (falling threshold is 2.4 V, <u>5% hysteresis</u>). t<sub>nrespwron</sub> is set by an <u>external capacitor</u> at the TRESPWRON pin. 1 nF gives typically 100 ms. RESPWRON is also triggered by the HOT\_RESET input. This input is internally debounced, with a filter time of typically 30 ms.

The PWRFAIL and LOW\_BAT signals are generated by two voltage detectors using the PWRFAIL\_SNS and LOWBAT\_SNS input signals. Each input signal is compared to a 1 V threshold (falling edge) with 5% (50 mV) hysteresis.

The DCDC1 converter is reset to its default output voltage defined by the DEFDCDC1 input, when HOT\_RESET is asserted. Other I<sup>2</sup>C registers are not affected. Generally, the DCDC1 converter is set to its default voltage with one of these conditions: HOT\_RESET active, VRTC lower than its threshold voltage, undervoltage lockout (UVLO) condition, or RESPWRON active.

#### DEFLDO1 and DEFLDO2

These two pins are used to set the default output voltage of the two 200 mA LDOs. The digital value applied to the pins is latched during power up and determines the initial output voltage according to Table 3. The voltage of both LDOs can be changed during operation with the I<sup>2</sup>C interface as described in the interface description.

DEFLDO2	DEFLDO1	VLDO1	VLDO2
0	0	1.3 V	3.3 V
0	1	2.8 V	3.3 V
1	0	1.3 V	1.8 V
1	1	1.8 V	3.3 V

Table 3.

#### Interrupt Management and the INT Pin

The INT pin combines the outputs of the PGOOD comparators from each dc-dc converter and the LDOs. The INT pin is used as a POWER\_OK pin to indicate when all enabled supplies are in regulation. The INT pin remains active (low state) during power up as long as <u>all</u> enabled power rails are below their regulation limit. Once the last enabled power rail is within regulation, the INT pin transitions to a high state.

During operation, if one of the enabled supplies goes out of regulation, INT transitions to a low state, and the corresponding bit in the PGOODZ register goes high. If the supply goes back to its regulation limits, INT transitions back to a high state.

While INT is in an active low state, reading the PGOODZ register via the I<sup>2</sup>C bus forces INT into a high-Z state. Since this pin requires an external pullup resistor, the INT pin transitions to a logic high state even though the supply in question is still out of regulation. The corresponding bit in the PGOODZ register still indicates that the power rail is out of regulation.


Interrupts can be masked using the MASK register. The default operation is to not mask any DCDC or LDO interrupts, because these provide the POWER\_OK function.




# <u>₩豐椅ª¶P\$65023 Q1"供应商</u>

SLVS927C - MARCH 2009 - REVISED MAY 2010

## **Timing Diagrams**



#### Figure 27. HOT\_RESET Timing




INSTRUMENTS

www.ti.com

Texas





#### **Serial Interface**

The serial interface is compatible with the standard and fast mode I<sup>2</sup>C specifications, allowing transfers at up to 400 kHz. The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements and charger status to be monitored. Register contents remain intact as long as VCC remains above 2 V. The TPS65023 has a 7-bit address: 1001000, other addresses are available upon contact with the factory. Attempting to read data from the register addresses not listed in this section results in FFh being read out.




TPS65023-Q1


# \*管持FPS65023 Q1"供应商

SLVS927C - MARCH 2009-REVISED MAY 2010


For normal data transfer, DATA is allowed to change only when CLK is low. Changes when CLK is high are reserved for indicating the start and stop conditions. During data transfer, the data line must remain stable whenever the clock line is high. There is one clock pulse per bit of data. Each data transfer is initiated with a start condition and terminated with a stop condition. When addressed, the TPS65023 device generates an acknowledge bit after the reception of each byte. The master device (microprocessor) must generate an extra clock pulse that is associated with the acknowledge bit. The TPS65023 device must pull down the DATA line during the acknowledge clock pulse so that the DATA line is a stable low during the high period of the acknowledge–related clock pulse. Setup and hold times must be taken into account. During read operations, a master must signal the end of data to the slave by not generating an acknowledge bit on the last byte that was clocked out of the slave. In this case, the slave TPS65023 device must leave the data line high to enable the master to generate the stop condition








# TPS65023-Q1








Figure 34. Serial Interface Read from TPS65023: Protocol B




Figure 35. Serial Interface Timing Diagram

Texas

INSTRUMENTS



SLVS927C - MARCH 2009 - REVISED MAY 2010

\*警椅9 PS65023 Q1 "供应商

## Table 4. Serial Interface Timing

		MIN	MAX	UNIT
f <sub>MAX</sub>	Clock frequency		400	kHz
t <sub>wH(HIGH)</sub>	Clock high time	600		ns
t <sub>wL(LOW)</sub>	Clock low time	1300		ns
t <sub>R</sub>	DATA and CLK rise time		300	ns
t <sub>F</sub>	DATA and CLK fall time		300	ns
t <sub>h(STA)</sub>	Hold time (repeated) START condition (after this period the first clock pulse is generated)	600		ns
t <sub>h(DATA)</sub>	Setup time for repeated START condition	600		ns
t <sub>h(DATA)</sub>	Data input hold time	300		ns
t <sub>su(DATA)</sub>	Data input setup time	300		ns
t <sub>su(STO)</sub>	STOP condition setup time	600		ns
t <sub>(BUF)</sub>	Bus free time	1300		ns

# VERSION. Register Address: 00h (read only)

VERSION	B7	B6	B5	B4	B3	B2	B1	B0
Bit name and function	0	0	1	0	0	0	1	1
Read/Write	R	R	R	R	R	R	R	R

# <u>SL盖容符@TM&BCH2999-及FM/展开处荷2010</u>

# PGOODZ. Register Address: 01h (read only)

PGOODZ	B7	B6	B5	B4	B3	B2	B1	B0
Bit name and function	PWRFAILZ	LOWBATTZ	PGOODZ VDCDC1	PGOODZ VDCDC2	PGOODZ VDCDC3	PGOODZ LDO2	PGOODZ LDO1	
Set by signal	PWRFAIL	LOWBATT	PGOODZ VDCDC1	PGOODZ VDCDC2	PGOODZ VDCDC3	PGOODZ LDO2	PGOODZ LDO1	
Default value loaded by:	PWRFAILZ	LOWBATTZ	PGOOD VDCDC1	PGOOD VDCDC2	PGOOD VDCDC3	PGOOD LDO2	PGOOD LDO1	
Read/Write	R	R	R	R	R	R	R	R

## Bit 7 PWRFAILZ:

- 0 = indicates that the PWRFAIL\_SNS input voltage is above the 1-V threshold.
- 1 = indicates that the PWRFAIL\_SNS input voltage is below the 1-V threshold.

## Bit 6 LOWBATTZ:

- 0 = indicates that the LOWBATT\_SNS input voltage is above the 1-V threshold.
- 1 = indicates that the LOWBATT\_SNS input voltage is below the 1-V threshold.

## Bit 5 PGOODZ VDCDC1:

- 0 = indicates that the VDCDC1 converter output voltage is within its nominal range. This bit is zero if the VDCDC1 converter is disabled.
- 1 = indicates that the VDCDC1 converter output voltage is below its target regulation voltage

# Bit 4 PGOODZ VDCDC2:

- 0 = indicates that the VDCDC2 converter output voltage is within its nominal range. This bit is zero if the VDCDC2 converter is disabled.
- 1 = indicates that the VDCDC2 converter output voltage is below its target regulation voltage

## Bit 3 PGOODZ VDCDC3:

- 0 = indicates that the VDCDC3 converter output voltage is within its nominal range. This bit is zero if the VDCDC3 converter is disabled and during a DVM controlled output voltage transition
- 1 = indicates that the VDCDC3 converter output voltage is below its target regulation voltage
- Bit 2 PGOODZ LDO2:
  - 0 = indicates that the LDO2 output voltage is within its nominal range. This bit is zero if LDO2 is disabled.
  - 1 = indicates that LDO2 output voltage is below its target regulation voltage

# Bit 1 PGOODZ LDO1

- 0 = indicates that the LDO1 output voltage is within its nominal range. This bit is zero if LDO1 is disabled.
- 1 = indicates that the LDO1 output voltage is below its target regulation voltage



SLVS927C - MARCH 2009-REVISED MAY 2010

# <u>\*暨博門PS65023 Q1"供应商</u>

#### MASK. Register Address: 02h (read/write) De

Default Value: C0h

MASK	B7	B6	B5	B4	B3	B2	B1	B0
Bit name and function	MASK PWRFAILZ	MASK LOWBATTZ	MASK VDCDC1	MASK VDCDC2	MASK VDCDC3	MASK LDO2	MASK LDO1	
Default	1	1	0	0	0	0	0	0
Default value loaded by:	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

The MASK register can be used to mask particular fault conditions from appearing at the  $\overline{INT}$  pin. MASK<n> = 1 masks PGOODZ<n>.

#### REG\_CTRL. Register Address: 03h (read/write) Default Value: FFh

The REG\_CTRL register is used to disable or enable the power supplies via the serial interface. The contents of the register are logically AND'ed with the enable pins to determine the state of the supplies. A UVLO condition resets the REG\_CTRL to 0xFF, so the state of the supplies defaults to the state of the enable pin. The REG\_CTRL bits are automatically reset to default when the corresponding enable pin is low.

REG_CTRL	B7	B6	B5	B4	B3	B2	B1	B0
Bit name and function			VDCDC1 ENABLE	VDCDC2 ENABLE	VDCDC3 ENABLE	LDO2 ENABLE	LDO1 ENABLE	
Default	1	1	1	1	1	1	1	1
Set by signal			DCDC1_ENZ	DCDC2_ENZ	DCDC3_ENZ	LDO_ENZ	LDO_ENZ	
Default value loaded by:			UVLO	UVLO	UVLO	UVLO	UVLO	
Read/Write			R/W	R/W	R/W	R/W	R/W	

#### Bit 5 VDCDC1 ENABLE

DCDC1 Enable. This bit is logically AND'ed with the state of the DCDC1\_EN pin to turn on the DCDC1 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 via the serial interface. The bit is reset to 1 when the pin DCDC1\_EN is pulled to GND, allowing DCDC1 to turn on when DCDC1\_EN returns high.

#### Bit 4 VDCDC2 ENABLE

DCDC2 Enable. This bit is logically AND'ed with the state of the DCDC2\_EN pin to turn on the DCDC2 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 via the serial interface. The bit is reset to 1 when the pin DCDC2\_EN is pulled to GND, allowing DCDC2 to turn on when DCDC2\_EN returns high.

#### Bit 3 VDCDC3 ENABLE

DCDC3 Enable. This bit is logically AND'ed with the state of the DCDC3\_EN pin to turn on the DCDC3 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 via the serial interface. The bit is reset to 1 when the pin DCDC3\_EN is pulled to GND, allowing DCDC3 to turn on when DCDC3\_EN returns high.

#### Bit 2 LDO2 ENABLE

LDO2 Enable. This bit is logically AND'ed with the state of the LDO2\_EN pin to turn on LDO2. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 via the serial interface. The bit is reset to 1 when the pin LDO\_EN is pulled to GND, allowing LDO2 to turn on when LDO\_EN returns high.

#### Bit 1 LDO1 ENABLE

LDO1 Enable. This bit is logically AND'ed with the state of the LDO1\_EN pin to turn on LDO1. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 via the serial interface. The bit is reset to 1 when the pin LDO\_EN is pulled to GND, allowing LDO1 to turn on when LDO\_EN returns high.



#### www.ti.com

# SLAS9270-MARCH2009 REVIDED MAX 2010

#### CON\_CTRL. Register Address: 04h (read/write)

Default Value: B1h

CON_CTRL	B7	B6	B5	B4	B3	B2	B1	B0
Bit name and function	DCDC2 PHASE1	DCDC2 PHASE0	DCDC3 PHASE1	DCDC3 PHASE0	LOW RIPPLE	FPWM DCDC2	FPWM DCDC1	FPWM DCDC3
Default	1	0	1	1	0	0	0	0
Default value loaded by:	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The CON\_CTRL register is used to force any or all of the converters into forced PWM operation, when low output voltage ripple is vital. It is also used to control the phase shift between the three converters in order to minimize the input RMS current, hence reduce the required input blocking capacitance. The DCDC1 converter is taken as the reference and consequently has a fixed zero phase shift.

CON_CTRL<7:6>	DCDC2 CONVERTER DELAYED BY	CON_CTRL<5:4>	DCDC3 CONVERTER DELAYED BY
00	zero	00	zero
01	1/4 cycle	01	1/4 cycle
10	1/2 cycle	10	1/2 cycle
11	3/4 cycle	11	3/4 cycle

#### Bit 3 LOW RIPPLE:

- 0 = PFM mode operation optimized for high efficiency for all converters
- 1 = PFM mode operation optimized for low output voltage ripple for all converters

#### Bit 2 FPWM DCDC2:

- 0 = DCDC2 converter operates in PWM / PFM mode
- 1 = DCDC2 converter is forced into fixed frequency PWM mode

#### Bit 1 FPWM DCDC1:

- 0 = DCDC1 converter operates in PWM / PFM mode
- 1 = DCDC1 converter is forced into fixed frequency PWM mode

#### Bit 0 FPWM DCDC3:

- 0 = DCDC3 converter operates in PWM / PFM mode
- 1 = DCDC3 converter is forced into fixed frequency PWM mode



SLVS927C - MARCH 2009 - REVISED MAY 2010

# \*\* 世情 TPS65023 Q1 "供应商

#### CON\_CTRL2. Register Address: 05h (read/write) Default Value: 40h

CON_CTRL2	B7	B6	B5	B4	B3	B2	B1	B0
Bit name and function	GO	Core adj allowed				DCDC2 discharge	DCDC1 discharge	DCDC3 discharge
Default	0	1	0	0	0	0	0	0
Default value loaded by:	UVLO + DONE	RESET(1)				UVLO	UVLO	UVLO
Read/Write	R/W	R/W				R/W	R/W	R/W

The CON\_CTRL2 register can be used to take control the inductive converters.

RESET(1): CON\_CTRL2[6] is reset to its default value by one of these events:

- undervoltage lockout (UVLO)
- HOT\_RESET pulled low
- RESPWRON active
- VRTC below threshold

#### Bit 7 GO

- 0 = no change in the output voltage for the DCDC1 converter
- 1 = the output voltage of the DCDC1 converter is changed to the value defined in DEFCORE with the slew rate defined in DEFSLEW. This bit is automatically cleared when the DVM transition is complete. The transition is considered complete in this case when the desired output voltage code has been reached, not when the VDCDC3 output voltage is actually in regulation at the desired voltage.

#### Bit 6 CORE ADJ allowed

- 0 = the output voltage is set with the I<sup>2</sup>C register
- 1 = DEFDCDC1 is either connected to GND or VCC or an external voltage divider. When connected to GND or VCC, VDCDC1 defaults to 1.2 V or 1.6 V respectively at start-up.
- Bit 2–0 0 = the output capacitor of the associated converter is not actively discharged when the converter is disabled
  - 1 = the output capacitor of the associated converter is actively discharged when the converter is disabled. This decreases the fall time of the output voltage at light load.

Texas Instruments

www.ti.com

# SLAS9270-MARCH2009-REVIDED MAX 2010

#### DEFCORE. Register Address: 06h (read/write Default Value: 14h/1Eh

DEFCORE **B**7 **B6** B5 **B4 B**3 B2 **B1 B0** Bit name and CORE4 CORE3 CORE2 CORE1 CORE0 function Default 0 0 0 DEFDCDC1 DEFDCDC1 DEFDCDC1 DEFDCDC1 1 Default value RESET(1) RESET(1) RESET(1) RESET(1) RESET(1) loaded by: Read/Write R/W R/W R/W R/W R/W

RESET(1): DEFCORE is reset to its default value by one of these events:

- undervoltage lockout (UVLO)
- HOT\_RESET pulled low
- RESPWRON active
- VRTC below threshold

CORE4	CORE3	CORE2	CORE1	CORE0	VDCDC1	CORE4	CORE3	CORE2	CORE1	CORE0	VDCDC1
0	0	0	0	0	0.8 V	1	0	0	0	0	1.2 V
0	0	0	0	1	0.825 V	1	0	0	0	1	1.225 V
0	0	0	1	0	0.85 V	1	0	0	1	0	1.25 V
0	0	0	1	1	0.875 V	1	0	0	1	1	1.275 V
0	0	1	0	0	0.9 V	1	0	1	0	0	1.3 V
0	0	1	0	1	0.925 V	1	0	1	0	1	1.325 V
0	0	1	1	0	0.95 V	1	0	1	1	0	1.35 V
0	0	1	1	1	0.975 V	1	0	1	1	1	1.375 V
0	1	0	0	0	1 V	1	1	0	0	0	1.4 V
0	1	0	0	1	1.025 V	1	1	0	0	1	1.425 V
0	1	0	1	0	1.05 V	1	1	0	1	0	1.45 V
0	1	0	1	1	1.075 V	1	1	0	1	1	1.475 V
0	1	1	0	0	1.1 V	1	1	1	0	0	1.5 V
0	1	1	0	1	1.125 V	1	1	1	0	1	1.525 V
0	1	1	1	0	1.15 V	1	1	1	1	0	1.55 V
0	1	1	1	1	1.175 V	1	1	1	1	1	1.6 V

DEFSLEW. Register Address: 07h (read/write)

**Default Value: 06h** 

DEFSLEW	B7	B6	B5	B4	B3	B2	B1	B0
Bit name and function						SLEW2	SLEW1	SLEW0
Default						1	1	0
Default value loaded by:						UVLO	UVLO	UVLO
Read/Write						R/W	R/W	R/W

SLEW2	SLEW1	SLEW0	VDCDC1 SLEW RATE
0	0	0	0.225 mV/µs
0	0	1	0.45 mV/μs
0	1	0	0.9 mV/μs
0	1	1	1.8 mV/μs
1	0	0	3.6 mV/μs
1	0	1	7.2 mV/μs
1	1	0	14.4 mV/μs



# TPS65023-Q1

<u>₩豐簡¶PS65023-Q1"供应商</u>

SLVS927C-MARCH 2009-REVISED MAY 2010

SLEW2	SLEW1	SLEW0	VDCDC1 SLEW RATE
1	1	1	Immediate



www.ti.com

# SLAS9270-MARCH2009 REVIDED MAX 2010

#### LDO\_CTRL. Register Address: 08h (read/write)

Default Value: set with DEFLDO1 and DEFLDO2

LDO_CTRL	B7	B6	B5	B4	B3	B2	B1	B0
Bit name and function	RSVD	LDO2_2	LDO2_1	LDO2_0	RSVD	LDO1_2	LDO1_1	LDO1_0
Default		DEFLDOx	DEFLDOx	DEFLDOx		DEFLDOx	DEFLDOx	DEFLDOx
Default value loaded by:		UVLO	UVLO	UVLO		UVLO	UVLO	UVLO
Read/Write		R/W	R/W	R/W		R/W	R/W	R/W

The LDO\_CTRL registers can be used to set the output voltage of LDO1 and LDO2. LDO\_CTRL[7] and LDO\_CTRL[3] are reserved and should always be written to  $\mathbf{0}$ .

The default voltage is set with DEFLDO1 and DEFLDO2 pins as described in Table 3.

LDO2_2	LDO2_1	LDO2_0	LDO2 OUTPUT VOLTAGE	LDO1_2	LDO1_1	LDO1_0	LDO1 OUTPUT VOLTAGE
0	0	0	1.05 V	0	0	0	1 V
0	0	1	1.2 V	0	0	1	1.1 V
0	1	0	1.3 V	0	1	0	1.3 V
0	1	1	1.8 V	0	1	1	1.8 V
1	0	0	2.5 V	1	0	0	2.2 V
1	0	1	2.8 V	1	0	1	2.6 V
1	1	0	3.0 V	1	1	0	2.8 V
1	1	1	3.3 V	1	1	1	3.15 V

### **Design Procedure**

#### Inductor Selection for the DC-DC Converters

Each of the converters in the TPS65023 typically use a 2.2- $\mu$ H output inductor. Larger or smaller inductor values are used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductance influences directly the efficiency of the converter. Therefore, an inductor with lowest dc resistance should be selected for highest efficiency.

For a fast transient response, a  $2.2-\mu$ H inductor in combination with a  $22-\mu$ F output capacitor is recommended.

Equation 4 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 4. This is needed because during heavy load transient the inductor current rises above the value calculated under Equation 4.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
(5)

with:

f = Switching Frequency (2.25 MHz typical)

L = Inductor Value

 $\Delta I_L$  = Peak-to-Peak inductor ripple current

I<sub>LMAX</sub> = Maximum Inductor current

The highest inductor current occurs at maximum Vin.

Open core inductors have a soft saturation characteristic, and they can usually handle higher inductor currents versus a comparable shielded inductor.



SLVS927C - MARCH 2009-REVISED MAY 2010

## 

A more conservative approach is to select the inductor current rating just for the maximum switch current of the TPS65023 (2 A for the VDCDC1 and VDCDC2 converters, and 1.5 A for the VDCDC3 converter). The core material from inductor to inductor differs and has an impact on the efficiency especially at high switching frequencies.

See Table 5 and the typical applications for possible inductors.

DEVICE	INDUCTOR VALUE	ТҮРЕ	COMPONENT SUPPLIER		
	2.2 μH	LPS4012-222LMB	Coilcraft		
All converters	2.2 μH	VLCF4020T-2R2N1R7	TDK		

#### Table 5. Tested Inductors

#### **Output Capacitor Selection**

The advanced Fast Response voltage mode control scheme of the inductive converters implemented in the TPS65023 allow the use of small ceramic capacitors with a typical value of 10  $\mu$ F for each converter without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values have the lowest output voltage ripple and are recommended. See Table 6 for recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. Just for completeness, the RMS ripple current is calculated as:

$$I_{\text{RMSCout}} = V_{\text{out}} \quad x \quad \frac{1 - \frac{V_{\text{out}}}{V_{\text{in}}}}{L \ x \ f} \ x \ \frac{1}{2 \ x \ \sqrt{3}}$$
(6)

At nominal load current, the inductive converters operate in PWM mode. The overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{\text{out}} = V_{\text{out}} \quad x \; \frac{1 - \frac{V_{\text{out}}}{V_{\text{in}}}}{L \; x \; f} \; x \left( \frac{1}{8 \; x \; C_{\text{out}} \; x \; f} + \; \text{ESR} \right)$$
(7)

Where the highest output voltage ripple occurs at the highest input voltage Vin.

At light load currents, the converters operate in PSM and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

#### Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. Each dc-dc converter requires a  $10-\mu$ F ceramic input capacitor on its input pin VINDCDCx. The input capacitor is increased without any limit for better input voltage filtering. The VCC pin is separated from the input for the dc-dc converters. A filter resistor of up to 10R and a  $1-\mu$ F capacitor is used for decoupling the VCC pin from switching noise. Note that the filter resistor may affect the UVLO threshold since up to 3 mA can flow via this resistor into the VCC pin when all converters are running in PWM mode.

		•	
CAPACITOR VALUE	CASE SIZE	COMPONENT SUPPLIER	COMMENTS
22 μF	1206	TDK C3216X5R0J226M	Ceramic
22 μF	1206	Taiyo Yuden JMK316BJ226ML	Ceramic
22 μF	0805	TDK C2012X5R0J226MT	Ceramic
22µF	0805	Taiyo Yuden JMK212BJ226MG	Ceramic
10 μF	0805	Taiyo Yuden JMK212BJ106M	Ceramic
10 μF	0805	TDK C2012X5R0J106M	Ceramic

Table 6. Possible Capacit
---------------------------



#### Output Voltage Selection

The DEFDCDC1, DEFDCDC2, and DEFDCDC3 pins are used to set the output voltage for each step-down converter. See Table 7 for the default voltages if the pins are pulled to GND or to VCC. If a different voltage is needed, an external resistor divider can be added to the DEFDCDCx pin as shown in Figure 36.

The output voltage of VDCDC1 is set with the I<sup>2</sup>C interface. If the voltage is changed from the default, using the DEFCORE register, the output voltage only depends on the register value. Any resistor divider at DEFDCDC1 does not change the voltage set with the register.

PIN	LEVEL	DEFAULT OUTPUT VOLTAGE						
DEFDCDC1	VCC	1.6 V						
DEFDCDCT	GND	1.2 V						
DEEDODOO	VCC	3.3 V						
DEFDCDC2	GND	1.8 V						
	VCC	3.3 V						
DEFDCDC3	GND	1.8 V						

Table 7.

Using an external resistor divider at DEFDCDCx:




Figure 36. External Resistor Divider

When a resistor divider is connected to DEFDCDCx, the output voltage can be set from 0.6 V up to the input voltage  $V_{(bat)}$ . The total resistance (R1+R2) of the voltage divider should be kept in the 1-MR range in order to maintain a high efficiency at light load.

 $V_{(DEFDCDCx)} = 0.6 V$ 

$$V_{OUT} = V_{DEFDCDCx} \times \frac{R1 + R2}{R2} \qquad R1 = R2 \times \left(\frac{V_{OUT}}{V_{DEFDCDCx}}\right) - R2$$
(8)

#### VRTC Output

It is recommended that a  $4.7-\mu F$  (minimum) capacitor be added to the VRTC pin.



SLVS927C - MARCH 2009 - REVISED MAY 2010

## <u>₩豐椅♥₩P\$65023 Q1"供应商</u>

#### LDO1 and LDO2

The LDOs in the TPS65023 are general-purpose LDOs which are stable using ceramics capacitors. The minimum output capacitor required is 2.2  $\mu$ F. The LDOs output voltage can be changed to different voltages between 1 V and 3.3 V using the l<sup>2</sup>C interface. Therefore, they can also be used as general-purpose LDOs in applications powering processors different from DaVinci. The supply voltage for the LDOs needs to be connected to the VINLDO pin, giving the flexibility to connect the lowest voltage available in the system and provides the highest efficiency.

#### TRESPWRON

This is the input to a capacitor that defines the reset delay time after the voltage at VRTC rises above 2.52 V. The timing is generated by charging and discharging the capacitor with a current of 2  $\mu$ A between a threshold of 0.25 V and 1 V for 128 cycles. A 1-nF capacitor gives a delay time of 100 ms.

$$t_{(reset)} = 2 \times 128 \times \left( \frac{(1 \vee - 0.25 \vee) \times C_{(reset)}}{2 \mu A} \right)$$

(9)

Where:

t<sub>(reset)</sub> is the reset delay time

C<sub>(reset)</sub> is the capacitor connected to the TRESPWRON pin

#### V<sub>CC</sub> Filter


An RC filter connected at the VCC input is used to keep noise from the internal supply for the bandgap and other analog circuitry. A typical value of 10 R and 1  $\mu$ F is used to filter the switching spikes, generated by the dc-dc converters. A larger resistor than 10 R should not be used because the current into VCC of up to 3 mA causes a voltage drop at the resistor causing the undervoltage lockout circuitry connected at VCC internally to switch off too early.

SL查爾GTMASS1299及FW展史如結2010

www.ti.com


# **APPLICATION INFORMATION**

## Typical Configuration for the Texas Instruments® TMS320DM644x DaVinci Processors



### **Reset Condition of DCDC1**

If DEFDCDC1 is connected to ground and DCDC1\_EN is pulled high after VINDCDC1 is applied, the output voltage of DCDC1 defaults to 1.225 V instead of 1.2 V (high by 2%). Figure 37 illustrates the problem.








TPS65023-Q1

SLVS927C - MARCH 2009 - REVISED MAY 2010

<u>₩豐簡¶PS65023 Q1"供应商</u>

Workaround 1: Tie DCDC1\_EN to VINDCDC1 (Figure 38)





Workaround 2: Write the correct voltage to the DEF\_CORE register via  $I^2C$ . This can be done before or after the converter is enabled. If written before the enable, the only bit changed is DEF\_CORE[0]. The voltage will be 1.2 V, however, when the enable is pulled high (Figure 39).






Figure 39. Workaround 2

Workaround 3: Generate a HOT\_RESET after enabling DCDC1 (Figure 40)







www.ti.com

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Pea
TPS65023QRHARQ1	ACTIVE	VQFN	RHA	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260
TPS65023QRSBRQ1	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www. information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information but may not have conducted destructive testing or chemical ar TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu

#### OTHER QUALIFIED VERSIONS OF TPS65023-Q1 :

Catalog: TPS65023

NOTE: Qualified Version Definitions:





PACKAG

• Catalog - TI's standard catalog product

↓ Texas INSTRUMENTS 查询"示PS65023-Q1"供应商

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal
-----------------------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65023QRHARQ1	VQFN	RHA	40	3000	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2



# PACKAGE MATERIALS INFORMATION

25-Nov-2010




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65023QRHARQ1	VQFN	RHA	40	3000	346.0	346.0	33.0

# **MECHANICAL DATA**

# 查询"TPS65023-Q1"供应商



- C. QFN (Quad Flatpack No-Lead) Package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Package complies to JEDEC MO-220 variation VJJD-2.




#### PLASTIC QUAD FLATPACK NO-LEAD RHA (S-PVQFN-N40)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




B. The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.



# RHA (S-PVQFN-N40)

# PLASTIC QUAD FLATPACK NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



# **MECHANICAL DATA**

# 查询"TPS65023-Q1"供应商



- - This drawing is subject to change without notice. Β.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - ${
    m ar{D}}$  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.






### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



# RSB (S-PWQFN-N40)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated