High Performance Active Clamp/Reset PWM Controller Featuring 500 V Startup

The NCP1282 is a voltage mode controller designed for ac-dc or dc-dc converters requiring high-efficiency and low parts count. This controller incorporates two in phase outputs with an overlap delay to prevent simultaneous conduction and facilitates soft switching. The main output is designed for driving a forward converter primary MOSFET. The secondary output is designed for driving an active clamp circuit MOSFET, a synchronous rectifier on the secondary side, or an asymmetric half bridge circuit.

The NCP1282 reduces component count and system size by incorporating high accuracy on critical specifications such as maximum duty cycle limit, undervoltage detector and overcurrent threshold. Two distinctive features of the NCP1282 are soft-stop and a cycle skip current limit with a time threshold. Soft-stop circuitry powers down the converter in a controlled manner if a severe fault is detected. The cycle skip detector enables a soft-stop sequence if a continuous overcurrent condition is present.

Additional features found in the NCP1282 include line feedforward, frequency synchronization up to 1.0 MHz, cycle-by-cycle current limit with leading edge blanking (LEB), independent under and overvoltage detectors, adjustable output overlap delay, programmable maximum duty cycle, internal startup circuit and soft-start.

ON Semiconductor[®] http://onsemi.com MARKING DIAGRAM SO-16 NCP1282BG D SUFFIX AWLYWW CASE 751B = Assembly Location WL, L = Wafer Lot v = Year WW. W = Work Week G = Pb-Free Package

ORDERING INFORMATION							
Device	Package	Shipping [†]					
NCP1282BDR2G	SO-16 (Pb-Free)	2500 / Tape & Reel					

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

- Features
- Dual Control Outputs with Adjustable Overlap Delay
- >2.0 A Output Drive Capability
- Soft-Stop Powers Down Converter in a Controlled Manner
- Cycle-by-Cycle Current Limit
- Cycle Skip Initiated if Continuous Current Limit Condition Exists
- Voltage Mode Operation with Input Voltage Feedforward
- Fixed Frequency Operation up to 1.0 MHz
- Bidirectional Frequency Synchronization
- Independent Line Undervoltage and Overvoltage Detectors

- Minimum Operating Voltage of 8.5 V Ensures Enough Voltage is Available for Driving High Voltage MOSFETs
- Accurate Programmable Maximum Duty Cycle Limit
- Programmable Maximum Volt-Second Product
- Programmable Soft-Start
- Internal 500 V Startup Circuit
- Precision 5.0 V Reference
- This is a Pb–Free Device*

Typical Applications

- High Power Consumer Electronics
- High Power AC–DC Converters
- High Power DC-DC Converters
- ATX Power Supplies

© Semiconductor Components Industries, LLC, 2006 December, 2006 – Rev. 0

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Detailed Block Diagram

劉何州で即2%255552151/21/2/10

Pin	Symbol	Description
1	V _{in}	Connect the input line voltage directly to this pin to enable the internal startup regulator. A constant current source supplies current from this pin to the capacitor connected to the V_{AUX} pin, eliminating the need for a startup resistor. The charge current is typically 10 mA. Maximum input voltage is 500 V.
2	UVOV	Input supply voltage is scaled down and sampled by means of a resistor divider. The same pin is used for both undervoltage (UV) and overvoltage (OV) detection using a novel architecture (patent pending). The minimum and maximum input supply voltage thresholds are adjusted independently. A UV condition exists if the UVOV voltage is below 2.0 V and an OV condition exists if the UVOV voltage exceeds 3.0 V. The undervoltage threshold is trimmed during manufacturing to obtain $\pm 3\%$ accuracy allowing a tighter power stage design. Both the UV and OV detectors have a 100 mV hysteresis.
3	FF	An external R–C divider from the input line generates the Feedforward Ramp. This ramp is used by the PWM comparator to set the duty cycle, thus providing direct line regulation. An internal pulldown transistor discharges the external capacitor every cycle. Once discharged, the capacitor is effectively grounded until the next cycle begins.
4	CS	Overcurrent sense input. If the CS voltage exceeds 0.5 V the converter operates in cycle-by-cycle cur- rent limit. Once a current limit pulse is detected, the cycle skip timer is enabled. Internal leading edge blanking pulse prevents nuisance triggering during normal operation. The leading edge blanking is dis- abled during soft-start and output overload conditions to improve the response to faults.
5	GND	Control circuit ground. All control and timing components that connect to GND should have the shortest loop possible to this pin to improve noise immunity.
6	R _T C _T	An external R_T-C_T divider from V_{REF} sets the operating frequency and maximum duty cycle of OUT1. The maximum operating frequency is 1.0 MHz. A sawtooth Ramp between 2.0 V and 3.0 V is generated by sequentially charging and discharging C_T . The peak and valley of the Ramp are accurately controlled to provide precise control of the duty cycle and frequency. The outputs are disabled during the C_T dis- charge time.
7	SYNC	Proprietary bidirectional frequency synchronization architecture allows two NCP1282 devices to syn- chronize together. The lower frequency device becomes the slave. It can also synchronize to an external signal.
8	V _{REF}	Precision 5.0 V reference. Maximum output current is 5.0 mA. It is required to bypass the reference with a capacitor. The recommended capacitance range is between 0.047 μ F and 1.0 μ F.
9	V _{EA}	The error signal from an external error amplifier is fed to this input and compared to the Feedforward Ramp. A series diode and resistor offset the voltage on this pin before it is applied to the PWM Comparator inverting input. An internal pullup resistor allows direct connection to an optocoupler.
10	SS	A 20 μ A current source charges the external capacitor connected to this pin. Duty cycle is limited during startup by comparing the voltage on this pin to the Feedforward Ramp. Under steady state conditions, the SS voltage is approximately 3.8 V. Once a UV, OV, low V _{AUX} , overtemperature or cycle skip fault is detected, the SS capacitor is discharged in a controlled manner with a 100 μ A current source. The duty cycle is then slowly reduced until reaching 0%.
11	t _D	An external resistor between this pin and GND sets the overlap time delay between OUT1 and OUT2 transitions.
12	CSKIP	The converter is disabled if a continuous overcurrent condition exists. The time to determine the fault and the time the converter is disabled are programmed by the capacitor (C_{CSKIP}) connected to this pin. The cycle skip timer is enabled after a current limit fault is detected. Once enabled, C_{CSKIP} is charged with a 10 μ A source. If the overcurrent fault is removed before entering the soft–stop mode, the capacitor is discharged with a 10 μ A source. Once C_{CSKIP} reaches 3.0 V, the converter enters a soft–stop mode and C_{CSKIP} is discharged with a 10 μ A source. The converter is re–enabled once C_{CSKIP} reaches 0.5 V. If the condition resulting in overcurrent is cleared during this phase, C_{CSKIP} discharges to 0 V. Otherwise, it starts charging from 0.5 V, setting up a hiccup mode operation.
13	OUT2	Secondary output of the PWM Controller. It can be used to drive an active clamp/reset switch, a synchro- nous rectifier topology, or both. OUT2 has an adjustable leading and trailing edge overlap delay against OUT1. OUT2 has source and sink resistances of 12 Ω (typ.). OUT2 is designed to handle up to 1.0 A.
14	PGND	Ground connection for OUT1 and OUT2. Tie to the power stage return with a short loop.
15	OUT1	Main output of the PWM Controller. OUT1 has a source resistance of 4.0 Ω (typ.) and a sink resistance of 2.5 Ω (typ.). OUT1 is designed to handle up to 2.5 A. OUT1 trails OUT2 during a low to high transition and leads OUT2 during a high to low transition.
16	V _{AUX}	Positive input supply. This pin connects to an external capacitor for energy storage. An internal current source supplies current from V _{in} to this pin. Once the voltage on V _{AUX} reaches approximately 11.0 V, the current source turns OFF and the outputs are enabled. Once V _{AUX} reaches 9.5 V the startup circuit is enabled and the controller enters the soft–stop mode. The outputs are immediately disabled if V _{AUX} reaches 8.5 V. During normal operation, power is supplied to the IC via this pin by means of an auxiliary winding. The startup circuit is disabled once the voltage on the V _{AUX} pin exceeds 11.0 V. If the V _{AUX} voltage drops below 1.2 V (typ), the startup current is reduced to 200 μ A.

都谷川州州PATHOSROGS供应商

Rating	Symbol	Value	Unit
Line Voltage	V _{in}	500	V
Auxiliary Supply, OUT1, OUT2	V _{AUX} , V _{outx}	20	V
All Other Inputs/Outputs Voltage	V _{IO}	10	V
All Other Inputs/Outputs Current	l _{iO}	5.0	mA
5.0 V Reference Output Current	I _{REF}	10	mA
5.0 V Reference Output Voltage	V _{REF}	-0.3 to 6.0	V
OUT1 Peak Output Current (D = 2%)	I _{out1}	2.5	А
OUT2 Peak Output Current (D = 2%)	I _{out2}	1.0	А
Operating Junction Temperature	TJ	-40 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Power Dissipation (T _A = 25°C, 2.0 Oz Cu, 1.0 Sq Inch Printed Circuit Copper Clad) D Suffix, Plastic Package Case 751B (SO–16)	P _D	0.95	W
Thermal Resistance, Junction to Ambient (2.0 Oz Cu Printed Circuit Copper Clad) D Suffix, Plastic Package Case 751B (SO–16) 0.36 Sq In 1.0 Sg In	R _{θJA}	120 105	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 1. This device series contains ESD protection and exceeds the following tests:

 Pins 2–16:

 Human Body Model 2000 V per MIL–STD–883, Method 3015.

 Machine Model Method 160 V.

Pin 1 is the HV startup of the device and is rated to the max rating of the part, or 500 V.

2. This device contains Latchup protection and exceeds ± 100 mA per JEDEC Standard JESD78.

圣话印入讯(公本L) 合射為用品(交) 定用語(T) C 新(Vin = 48 V, VAUX = 12 V, VUVOV = 2.3 V, VEA = open, VCSKIP = 0 V, VCS = 0 V, VSS = open,
Δ (V _{DVD}) = 2.3 V, V _{EA} = open, V _{CSKIP} = 0 V, V _{CS} = 0 V, V _{SS} = 0 V, V _{SS} = open, V _{CSKIP} = 0 V, V _{CS} = 0 V, V _{SS} = open, R₁ = 13.3 kΩ, C_{AUX} = 10 μF, C_T = 470 pF, C _{out1} = C _{out2} = 100 pF, C _{UVOV} = 0.01 μF, C _{CSKIP} = 6800 pF, R _D = 25 kΩ, R _{SYNC} = 5.0 kΩ,
$C_{REF} = 0.1 \ \mu$ F, $R_{FF} = 29.4 \ k\Omega$, $C_{FF} = 470 \ p$ F. For typical values $T_J = 25^{\circ}$ C, for min/max values, $T_J \ is - 40^{\circ}$ C to 125°C, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Мах	Unit
STARTUP CONTROL AND VAUX REGULATOR					-
$ \begin{array}{l} V_{AUX} \ Regulation \ (V_{UVOV} = 0 \ V) \\ Inhibit \ Threshold \ Voltage \\ Startup \ Threshold/V_{AUX} \ Regulation \ Peak \ (V_{AUX} \ Increasing) \\ Operating \ V_{AUX} \ Valley \ Voltage \\ Minimum \ Operating \ V_{AUX} \ Valley \ Voltage \ after \ Turn-On \\ (V_{UVOV} = 2.3 \ V, \ V_{EA} = 0 \ V) \end{array} $	Vinhibit VAUX(on) VAUX(off1) VAUX(off2)	10.6 8.9 8.0	1.15 11.1 9.4 8.4	1.6 11.6 9.9 9.0	V
Minimum Startup Voltage (Pin 1) I _{AUX} = 1.0 mA, V _{AUX} = V _{AUX(on)} – 0.2 V	V _{start(min)}	_	_	23.2	V
Inhibit Bias Current V _{AUX} = 0 V	l _{inhibit}	70	171	270	μΑ
Startup Circuit Output Current $V_{AUX} = V_{inhibit} + 0.2 V$ $V_{AUX} = V_{AUX(on)} - 0.2 V$	I _{start1} I _{start2}	7.16 4.03	9.3 6.1	11.3 8.1	mA
Startup Circuit Off–State Leakage Current (V_{in} = 500 V, V_{UVOV} = 0 V) T _J = 25°C T _J = -40°C to 125°C	Istart(off)		25 _	50 100	μΑ
Startup Circuit Breakdown Voltage (Note 3) $I_{start(off)} = 50 \ \mu A, T_J = 125^{\circ}C$	V _{BR(DS)}	500	_	_	V
Auxiliary Supply Current after V_{AUX} Turn–On Outputs Disabled $V_{UVOV} = 0 V$ $V_{EA} = 0 V$ Outputs Enabled $V_{EA} = 4.0 V$	I _{AUX1} I _{AUX2} I _{AUX3}	- - -	3.1 4.3 4.9	3.6 4.94 7.0	mA
LINE UNDER/OVERVOLTAGE DETECTOR			1 1		
Undervoltage Threshold (Vin Increasing)	V _{UV}	1.979	2.05	2.116	V
Undervoltage Hysteresis	V _{UV(H)}	0.074	0.093	0.118	V
Undervoltage Ratio (V _{UV(H)} /V _{UV})	V _{UV(ratio)}	3.65	4.5	5.62	%
Overvoltage Threshold (Vin Increasing)	V _{OV}	2.80	2.95	3.10	V
Overvoltage Hysteresis	V _{OV(H)}	0.075	0.093	0.127	V
Offset Current (V _{UVOV} = 2.8 V)	I _{offset(UVOV)}	38	48	58	μA
Offset Current Turn ON Threshold (\pm 5%, I _{offset(UVOV)} = 40 µA)	V _{offset(UVOV)}	2.4	2.6	2.8	V
LINE FEEDFORWARD					
Peak Voltage (Volt-Second Clamp)	V _{FF(peak)}	2.8	3.0	3.2	V
Discharge Current (V _{FF} = 0.5 V, V _{SS} = 0 V)	I _{FF(D)}	8.5	-	-	mA
Offset Voltage (V _{FF} = 0 V, Ramp Down V _{SS})	V _{offset(FF)}	0.118	0.185	0.268	V
Feedforward Offset Minus Soft-Stop Reset Voltage	$\Delta_{(FF-SS)}$	7	70	183	mV

3. Guaranteed by design only.

 $\begin{array}{l} \hline \textbf{E} \textbf{L} \end{tabular} \textbf{E} \end{tabular$

Characteristic	Symbol	Min	Тур	Max	Unit
CURRENT LIMIT AND THERMAL SHUTDOWN					•
Cycle-by-Cycle Threshold Voltage (Vout = 10 V)	V _{ILIM}	476	495	512	mV
Propagation Delay to Output ($V_{CS} = V_{ILIM}$ to 1.0 V, LEB Disabled, $V_{out} = 10$ V) $T_J = 25^{\circ}C$ $T_J = -40^{\circ}C$ to 125°C	tı∟ıM		80 -	90 110	ns
Thermal Shutdown Threshold (Junction Temperature Increasing, Note 4)	T _{SHDN}	_	160	_	°C
Thermal Shutdown Hysteresis (Temperature Decreasing, Note 4)	Т _Н	_	25	_	°C
LEADING EDGE BLANKING					•
Offset Voltage	V _{LEB(offset)}	-	10	-	mV
Blanking Time	t _{LEB}	65	75	116	ns
$V_{\mbox{EA}}$ Threshold that Disables LEB (Measured together with $t_{\mbox{LEB}}$)	V _{LEB(dis)}	4.1	-	-	V
CYCLE SKIP CURRENT LIMIT MODE					•
Charge Current (V _{CSKIP} = 1.25 V)	I _{CSKIP(C)}	66	90	111	μA
Discharge Current (V _{CSKIP} = 1.25 V)	I _{CSKIP(D)}	6.5	8.6	11	μA
Number of Pulses to Exit Cycle Skip Mode	Pulse _{CSKIP}	-	3	-	-
Upper Threshold Voltage (Ramp up V _{CSKIP} , V _{CS} = 1.0 V)	V _{CSKIP(peak)}	2.83	3.03	3.24	V
Lower Threshold Voltage (Ramp down V _{CSKIP})	V _{CSKIP(valley)}	0.39	0.465	0.52	V
Threshold Voltage Hysteresis	V _{CSKIP(H)}	_	2.5	-	V
5.0 V REFERENCE	· · · ·				
Output Voltage (I _{REF} = 0 mA)	V _{REF}	4.875	5.0	5.075	V
Load Regulation (I _{REF} = 0 to 5.0 mA)	V _{REF(Load)}	-	16	50	mV
Line Regulation (V _{AUX} = 10.5 to 20 V, I _{REF} = 0 mA)	V _{REF(line)}	-	8.0	50	mV
Discharge Current (V _{UVOV} = 0 V, V _{REF} = 2.5 V)	I _{REF(D)}	3.8	-	-	mA
OSCILLATOR					•
Frequency $T_J = 25^{\circ}C (\pm 5\%)$ $T_J = -40^{\circ}C to 125^{\circ}C (\pm 7.5\%)$	fosc	222 211.2	246 _	272.2 277.2	kHz
Peak Voltage (±3%)	V _{RTCT(peak)}	-	2.92	-	V
Valley Voltage (±3%)	V _{RTCT(valley)}	-	2.1	-	V
Discharge Current (V _{RTCT} = 2.3 V)	IRTCT	-	480	-	μA
Maximum Operating Frequency (Note 4)	f _{MAX}	1.0	-	_	MHz
Duty Cycle ($R_D = 25 \text{ k}\Omega$)	D	58.8	62.6	65	%
Adjustable Maximum Duty Cycle (Note 4)	D _{MAX}	85	-	-	%

4. Guaranteed by design only.

 $\begin{array}{l} \hline \textbf{E} \textbf{L} \end{tabular} \textbf{E} \end{tabular$

125°C, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
SYNCHRONIZATION					
Output Pulse Width	t _{O(SYNC)}	70	122	-	ns
Output Voltage High ($R_{SYNC} = \infty$)	V _{H(SYNC)}	_	4.3	-	V
Sync Threshold Voltage (Note 5)	V _{SYNC}	3.5	-	_	V
Sync Input Pulse Width (V _{SYNC} = 3.5 V)	t _{SYNC}	-	-	t _{O(SYNC)min}	ns
Maximum Sync Frequency (Note 5)	f _{SYNC}	_	-	1.0	MHz
Source Current (Note 5)	I _{SYNC(D)}	—	1.0	_	mA
SOFT-START/STOP					
Charge Current (V _{SS} = 1.6 V)	I _{SS(C)}	15	20	30	μA
Discharge Current (V _{UVOV} = 0 V, V _{SS} = 1.6 V)	I _{SS(D)}	70	100	130	μA
Soft-Stop Reset Voltage (V _{FF} = 0 V)	V _{reset(SS)}	_	115	-	mV
OUTPUTS				1	
Overlap Time Delay (Tested at 50% of Waveform)					ns
$R_D = 25 k\Omega$ Leading	t _{D(leading)}	37	53	_	
Trailing	t _D (trailing)	72	99	-	
Output Voltage (I _{OUT} = 0 mA, Note 5)					V
Low State	V _{OL}	-	-	0.25	
High State	V _{OH}	11.8		-	
Drive Resistance (FT ONLY)					Ω
OUT1 Sink (V _{RTCT} = 4.0 V, V _{out1} = 1 V) T _J = 25°C	R _{SNK1}		2.9	3.6	
$T_{1} = -40^{\circ}$ C to 125°C			2.5	5.03	
OUT1 Source (V _{RTCT} = 2.5 V, V _{out1} = 11 V)	R _{SRC1}			5.00	
$T_{\rm J} = 25^{\circ}{\rm C}$		_	4.6	5.75	
$T_{.1} = -40^{\circ}C$ to 125°C		_	_	7.45	
OUT2 Sink (V _{RTCT} = 4.0 V, V _{out2} = 1 V)	R _{SNK2}				
$T_{\rm J} = 25^{\circ} \rm C$		-	11.6	12.7	
$T_J = -40^{\circ}C$ to $125^{\circ}C$		—	-	20.0	
OUT2 Source (V _{RTCT} = 2.5 V, V _{out2} = 11 V)	R _{SRC2}				
$T_{\rm J} = 25^{\circ} \rm C$		-	11.8	13.5	
$T_J = -40^{\circ}C$ to $125^{\circ}C$		-	-	20	
Rise Time (10% to 90%, C _{out1} = 2200 pF, C _{out2} = 220 pF)					ns
OUT1	t _{r1}	-	26	-	
OUT2	t _{r2}	-	19	-	
Fall Time (90% to 10%, C _{out1} = 2200 pF, C _{out2} = 220 pF)			1		ns
OUT1	t _{f1}	_	10	-	
OUT2	t _{f2}	-	10	-	
PWM COMPARATOR	ł		4	Į	+
Input Resistance	R _{IN(VEA)}	14	26	50	kΩ
			1	1	1

5. Guaranteed by design only.

Delay to Output (From V_{OH} to 0.5 V_{OH})

Lower Input Threshold

V_{EA(L)}

t_{PWM}

0.84

100

0.48


—


1.04


_


۷


ns

















vs. Junction Temperature

Figure 33. PWM Comparator Lower Input Threshold vs. Junction Temperature

查询"NCP1282BDR2G"供应商 DETAILED OPERATING DESCRIPTION

The NCP1282 is a voltage mode controller designed for ac-dc or dc-dc converters requiring high-efficiency and low parts count. This controller incorporates two in phase outputs with an adjustable overlap delay. The main output is designed for driving a forward converter primary MOSFET. The secondary output is designed for driving an active clamp circuit MOSFET, a synchronous rectifier on the secondary side, or an asymmetric half bridge circuit.

Two distinctive features of the NCP1282 are the soft-stop and a cycle skip overcurrent detector with a time threshold. The soft-stop powers down the converter in a controlled manner after a fault is detected. The cycle skip timer disables the converter if a continuous overcurrent condition is present.

The NCP1282 reduces component count and system size by incorporating high accuracy on critical specifications such as programmable maximum duty cycle, undervoltage detector and overcurrent threshold. A minimum operating voltage of 8.5 V ensures enough voltage is available for driving high voltage MOSFETs. Additional features found in the NCP1282 include line feedforward, bidirectional frequency synchronization up to 1.0 MHz, cycle–by–cycle current limit with leading edge blanking (LEB), independent under and overvoltage detectors, internal startup circuit and soft–start.

SOFT-STOP AND SOFT-START

The NCP1282 incorporates a novel soft-stop and soft-start architecture that combines soft-start and soft-stop functions on a single pin.

Soft-stop reduces the duty cycle until it reaches 0% once a fault is detected. By slowly reducing the duty cycle during power down, the active clamp capacitor (C_{clamp}) is discharged. This prevents oscillations between the power transformer and C_{clamp} , and ensures the converter turns off in a predictable state.

Soft-start slowly increases the duty cycle during power up allowing the controller to gradually reach steady state operation. Combined, both features reduce system stress and power surges.


The duty cycle is controlled by comparing the SS capacitor voltage (V_{SS}) to the Feedforward (FF) Ramp. Soft-start or soft-stop is implemented by slowly charging or discharging the capacitor on the SS pin. OUT1 is disabled once the FF Ramp exceeds V_{SS}. The soft-start charge current is 20 μ A and the soft-stop discharge current is 100 μ A, guaranteeing a faster turn OFF time.


The preset 1:5 charge:discharge ratio can be reduced by placing an external resistor between the V_{REF} and SS pins. The resistor should be sized such that the total charge current does not exceed 100 μ A. Otherwise, the converter will not be able to complete a soft-stop sequence.

The converter enters a soft-stop sequence if an undervoltage, overvoltage, cycle skip low V_{AUX} ($V_{AUX(off1)}$) or thermal shutdown condition is detected.

Once the converter enters the soft-stop mode, it will stay in soft-stop mode until V_{SS} reaches 0.2 V even if the fault is removed prior to reaching 0.2 V.

Depending on the converter state, a soft-stop sequence is handled differently to ensure the fastest response time and prevent system malfunction. If a soft-stop sequence starts before V_{SS} exceeds the maximum voltage clamp of the FF Ramp (typ. 3.0 V) and the PWM Comparator (V_{EA}) is not yet controlling the duty cycle, a controlled discharge of C_{SS} commences immediately, as shown in Figure 34. However, if V_{EA} is controlling the duty cycle, C_{SS} is discharged until soft-stop sets a duty cycle equal to the duty cycle set by VEA. A controlled discharge commences afterwards, as shown in Figure 35. If VSS exceeds the FF Ramp and the VEA is not controlling the duty cycle, VSS is forced to the peak voltage of the FF Ramp, before starting a controlled discharge of CSS, as shown in Figure 36. The duty cycle set at the beginning of the soft-stop event never exceeds the duty cycle prior to the soft-stop event.





is Complete and V_{EA} is Open.

If the voltage on the V_{AUX} pin reaches $V_{AUX(off2)}$, C_{SS} is immediately discharged and the outputs are disabled. V_{SS} should not be pulled up or down externally.

CURRENT LIMIT

The NCP1282 has two overcurrent modes, cycle-by-cycle and cycle skip, providing the best protection during momentary and continuous overcurrent conditions.

Cycle-by-Cycle

In cycle–by–cycle, the conduction period ends once the voltage on the CS pin reaches the current limit voltage threshold (V_{ILIM}). The NCP1282 has a V_{ILIM} of 0.5 V.

Cycle Skip

Traditionally, a voltage on the CS higher than V_{ILIM} has been used to trigger a cycle skip fault. Unfortunately, the fast response time of modern controllers makes it hard to reach a voltage on the CS pin higher than V_{ILIM} .

Instead of using a higher voltage threshold to detect a cycle skip fault, the NCP1282 uses a timer. It monitors the current limit comparator and if a continuous cycle–by–cycle current limit condition exists the converter is disabled. The time to disable the converter and the time the converter is disabled are programmed by the capacitor on the CSKIP pin, C_{CSKIP}

The cycle skip detection circuit charges C_{CSKIP} with a continuous 100 μ A current once cycle–by–cycle current limit fault is detected. If the current limit fault persists, C_{CSKIP} continues to charge until reaching the cycle skip upper threshold ($V_{CSKIP(peak)}$) of 3.0 V. Once reached, the converter enters the soft–stop mode and C_{CSKIP} is discharged with a constant 10 μ A current. A new soft–start sequence commences once C_{CSKIP} reaches the lower cycle skip threshold ($V_{CSKIP(valley)}$) of 0.5 V. If the overcurrent condition is still present, the capacitor starts charging on the next current limit event. Otherwise, C_{CSKIP} is discharged down to 0 V.

The cycle skip capacitor provides a means of remembering previous overcurrent conditions. If a continuous overcurrent condition is removed before reaching $V_{CSKIP(peak)}$, C_{CSKIP} starts a controlled discharge. If the continuous overcurrent fault is once again detected before C_{CSKIP} is completely discharged, C_{CSKIP} charges from its existing voltage level, taking less time to reach $V_{CSKIP(peak)}$. Figure 37 shows operating waveforms during a continuous overcurrent condition. For optimal operation, the cycle skip discharge time should be longer than the soft–stop period.





Figure 37. Cycle Skip Waveforms

In some instances it may be desired to latch (instead of auto re-start) the NCP1282 after a cycle skip event is detected. This can be easily achieved by adding an external latch. Figures 35 and 36 show an implementation of an integrated and a discrete latch, respectively. In general the circuits work by pulling CSKIP to V_{REF} preventing it from reaching

VESSIBILITY once the CSKIP voltage reaches the turn on threshold of the latch. The external latch is cleared by bringing the UVOV voltage below V_{UV} and disabling V_{REF}





The latch in Figure 38 consists of a TTL level tri-state output buffer from ON Semiconductor's MiniGateTM family. The enable (OE) and output (OUTY) terminals are connected to CSKIP and the V_{CC} and INA pins are connected to V_{REF} . The output of the buffer is in a high impedance mode when OE is low. Once a continuous current limit condition is detected, the CSKIP timer is enabled and CSKIP begins charging. Once the voltage on CSKIP reaches the enable threshold of the buffer, the output of the buffer is pulled to V_{REF} latching the CSKIP timer. The OE threshold of the buffer is typically 1.5 V.




Figure 39. External Latch Implemented using Discrete N and P-Channel MOSFETs

A latch implemented using discrete N and P-channel MOSFETs is shown in Figure 39. The latch is enabled once the CSKIP voltage reaches the threshold of M1. Once M1 turns on, it pulls low the gate of M2. CSKIP is then pulled to V_{REF} by M2. It is important to size $R_{pull-up}$ correctly. If $R_{pull-up}$ is too big, it will not keep M2 off while V_{REF} charges. This will cause the controller to latch during initial power-up. In this particular implementation the turn on threshold of M1 is 2 V and $R_{pull-up}$ is sized to 24.9 k Ω .

Leading Edge Blanking

The current sense signal is prone to leading edge spikes caused by the power switch transitions. The current signal is usually filtered using an RC low-pass filter to avoid premature triggering of the current limit circuit. However, the low pass filter will inevitably change the shape of the current pulse and also add cost and complexity. The NCP1282 uses LEB circuitry that blocks out the first 70 ns (typ) of each current pulse. This removes the leading edge spikes without altering the current waveform. The blanking period is disabled during soft-start as the blanking period may be longer than the startup duty cycle. It is also disabled if the output of the Saturation Comparator is low, indicating that the output is not yet in regulation. This occurs during power up or during an output overload condition.


Supply Voltage and Startup Circuit

The NCP1282 internal startup regulator eliminates the need for external startup components. In addition, this regulator increases the efficiency of the supply as it uses no power when in the normal mode of operation, but instead uses power supplied by an auxiliary winding. The NCP1282 incorporates an optimized startup circuit that reduces the requirement of the supply capacitor, particularly important in size constrained applications.

The minimum supply voltage of the NCP1282 is optimized for driving high voltage MOSFETs. It is not uncommon for high voltage MOSFETs to have a gate plateau voltage of 6 V. In addition, high voltage applications may require a high side drive circuit with a voltage drop of up to two diodes. If the minimum supply voltage is too low, there may not be enough voltage for driving the external MOSFETs causing the system to malfunction. The NCP1282 eliminates this problem with a minimum supply voltage of 8.5 V.

The startup regulator consists of a constant current source that supplies current from the input line voltage (V_{in}) to the supply capacitor on the V_{AUX} pin (C_{AUX}) . The startup current (I_{start}) is typically 10 mA.

Once CAUX is charged to 11.0 V (VAUX(on)), the startup regulator is disabled and the outputs are enabled if there are no UV, OV, CSKIP or thermal shutdown faults. The startup regulator remains disabled until the lower voltage threshold (VAUX(off1)) of 9.5 V is reached. Once reached, the startup circuit is enabled and a soft-stop event is initiated. If the bias current requirement out of CAUX is greater than the startup current, VAUX will discharge until reaching the lower voltage threshold (VAUX(off2)) of 8.5 V. Upon reaching VAUX(off2), the outputs are disabled. Once the outputs are disabled, the bias current of the IC is reduced, allowing VAUX to charge back up. This mode of operation allows a dramatic reduction in the size of CAUX as not all the power required for startup needs to be stored by CAUX. This mode of operation is known as Dynamic Self Supply (DSS). Figure 40 shows the relationship between VAUX(on), VAUX(off1), VAUX(off2) and UV. As shown in Figure 40, the outputs are not enabled until the UV fault is removed and V_{AUX} reaches $V_{AUX(on)}$.





The startup regulator is disabled by biasing V_{AUX} above $V_{AUX(on)}$. This feature allows the NCP1282 to operate from an independent 12 V supply. If operating from an independent supply, the V_{in} and V_{AUX} pins should be connected together. The independent supply should maintain V_{AUX} above $V_{AUX(on)}$. Otherwise, the Output Latch will not be SET and the outputs will remain OFF after a fault condition is removed.

The startup circuit sources current into the V_{AUX} pin. It is recommended to place a diode between C_{AUX} and the auxiliary supply as shown in Figure 41. This allows the NCP1282 to charge C_{AUX} while preventing the startup regulator from sourcing current into the auxiliary supply.




Figure 41. Recommended V_{AUX} Configuration

 C_{AUX} provides power to the controller while operating in the self-bias or DSS mode. During the converter powerup, C_{AUX} must be sized such that a V_{AUX} voltage greater than $V_{AUX(off2)}$ is maintained while the auxiliary supply voltage is building up. Otherwise, V_{AUX} will collapse and the controller will turn OFF. Also, the V_{AUX} discharge time (from 11.0 V to 9.5 V) must be greater that the soft-start charge period to assure the converter turns ON. The IC bias current, gate charge load on the outputs, and the 5.0 V reference load must be considered to correctly size C_{AUX} . The current consumption due to external gate charge is calculated using Equation 1.

$$I_{AUX}(gate charge) = f \cdot QG$$
 (eq. 1)

where, f is the operating frequency and Q_G is the gate charge.

An internal supervisory circuit monitors V_{AUX} and prevents excessive power dissipation if the V_{AUX} pin is accidentally shorted. While V_{AUX} is below 1.2 V, the startup circuit is disabled and a current source ($I_{inhibit}$) charges V_{AUX} with a minimum current of 50 μ A. Once V_{AUX} reaches 1.2 V the startup circuit is enabled. Therefore it is imperative that V_{AUX} is not loaded (driver, resistor divider, etc.) with more than 50 μ A while V_{AUX} is below 1.2 V. Otherwise, V_{AUX} will not charge. If a load greater than 50 μ A is present, a resistor can be placed between the V_{in} and V_{AUX} pins to help charge V_{AUX} to 1.2 V.

The startup circuit is rated at a maximum voltage of 500 V. If the device operates in the DSS mode, power dissipation should be controlled to avoid exceeding the maximum power dissipation of the controller. If dissipation on the controller is excessive, a resistor can be placed in series with the V_{in} pin. This will reduce power dissipation on the controller and transfer it to the series resistor.

Line Under/Overvoltage Detector

The same pin is used for both line undervoltage (UV) and overvoltage (OV) detection using a novel architecture (patent pending). This architecture allows both the UV and OV levels to be set independently. Both the UV and OV detectors have a 100 mV hysteresis. 查错"Inc. voltage is sampled using a resistor divider as smoled using a resistor divider as snown in Figure 42.




Figure 42. Line UVOV Detectors

A UV condition exists if the UVOV voltage is below V_{UV} , typically 2.0 V. The ratio of R1 and R2 determines the UV turn threshold. Once the UVOV voltage exceeds 2.5 V, an internal current source ($I_{offset(UVOV)}$) sinks 50 μ A into the UVOV pin. This will clamp the UVOV voltage at 2.5 V while the current across R1 is less than $I_{offset(UVOV)}$. If the input voltage continues to increase, the 50 μ A source will be overridden and the voltage at the UVOV pin will increase. An OV condition exists if the UVOV voltage exceeds V_{OV} , typically 3.0 V. Figure 43 shows the relationship between UVOV and V_{in} .




Figure 43. UVOV Detectors Typical Waveforms

While the internal current source is disabled, the UVOV voltage is solely determined by the ratio of R1 and R2. The input voltage at which the converter turns ON is given by Equation 1. Once the internal current source is enabled, the absolute value of R1 together with the ratio of R1 and R2 determine the turn OFF threshold as shown in Equation 2.

$$V_{in(UV)} = V_{UV} \times \frac{(R_1 + R_2)}{R_2}$$
 (eq. 1)

$$V_{in(OV)} = V_{OV} \frac{(R_1 + R_2)}{R_2} + (I_{offset(UVOV)} \times R_1)$$
(eq. 2)

The undervoltage threshold is trimmed during manufacturing to obtain $\pm 3\%$ accuracy allowing a tighter power stage design.

Once the line voltage is within the operating range, and V_{AUX} reaches $V_{AUX(on)}$, the outputs are enabled and a soft-start sequence commences. If a UV or OV fault is detected afterwards, the converter enters a soft-stop mode.

A small capacitor is required (>1000 pF) from the UVOV pin to GND to prevent oscillation of the UVOV pin and filter line transients.

Line Feedforward

The NCP1282 incorporates line feedforward (FF) to limit the maximum volt-second product. It is the line voltage times the ON time. This limit prevent saturation of the transformer in forward and flyback topologies. Another advantage of feedforward is a controller frequency gain independent of line voltage. A constant gain facilitates frequency compensation of the converter.

Feedforward is implemented by generating a ramp proportional to V_{in} and comparing it to the error signal. The error signal solely controls the duty cycle while the input voltage is fixed. If the line voltage changes, the FF Ramp slope changes and duty cycle is immediately adjusted instead of waiting for the change to propagate around the feedback loop and be reflected back on the error signal.

The FF Ramp is generated with an R–C ($R_{FF}C_{FF}$) divider from the input line as shown in Figure 44. The divider is selected such that the FF Ramp reaches 3.0 V in the desired maximum ON time. The FF Ramp terminates by effectively grounding C_{FF} during the converter OFF time. This can be triggered by the FF Ramp reaching 3.0 V, or any other condition that limits the duty cycle.




Figure 44. Feed Forward Ramp Generation

The FF pin is effectively grounded during power or during standby mode to prevent the FF pin from charging up to V_{in} .

The minimum value of Ref is determined by the FF Ramp discharge current ($I_{FF(D)}$). The current through R_{FF} (I_{RFF}) should be at least ten times smaller than $I_{FF(D)}$ for a sharp FF Ramp transition. Equations 3 and 4 are used to determine R_{FF} and C_{FF} .

$$\frac{V_{in}}{10 \times IFF(D)} \le RFF \qquad (eq. 3)$$

$$CFF = \frac{D}{\ln(\frac{V_{in}}{V_{in} - 3 V}) \times f \times RFF}$$
 (eq. 4)

where, f is the operating frequency. It is recommended to bias the FF circuit with enough current to provide good noise immunity.

PWM Comparator

In steady state operation, the PWM Comparator adjusts the duty cycle by comparing the error signal to the FF Ramp. The error signal is fed into the V_{EA} pin. The V_{EA} pin can be driven directly with an optocoupler without the need of an external pullup resistor as shown in Figure 45. In some instances, it may be required to have a pullup resistor smaller than the internal resistor (R4) to adjust the gain of the isolation stage. This is easily accomplished by connecting an external resistor (R_{EA}) in parallel with R4. R_{EA} is connected between the V_{REF} and V_{EA} pins. The effective pullup resistance is the parallel combination of R4 and R_{EA}.




Figure 45. Optocoupler Driving V_{EA} Input

The drive of the V_{EA} pin is simplified by internally incorporating a series diode and resistor. The series diode provides a 0.7 V offset between the V_{EA} input and the PWM Comparator inverting input. It allows reaching zero duty cycle without the need of pulling the V_{EA} pin all the way to GND. The outputs are enabled if the V_{EA} voltage is approximately 0.5 V above the valley of the FF Ramp.

Outputs

The NCP1282 has two in-phase output drivers with an adjustable overlap delay (t_D). The main output, OUT1, has a source resistance of 4.0 Ω (typ) and a sink resistance of 2.5 Ω (typ). The secondary output, OUT2, has a source and a sink resistance of 12 Ω (typ). OUT1 is rated at a maximum of 2.0 A and OUT2 is rated at a maximum of

1.0 A. If a higher drive capability is required, an external driver stage can be easily added as shown in Figure 46.




Figure 46. Discrete Boost Drive Stage

OUT1 drives the main MOSFET, and OUT2 drives a low side P-Channel active clamp MOSFET. A high side N-Channel active clamp MOSFET or a synchronous rectifier can also be driven by inverting OUT2. OUT2 is purposely sized smaller than OUT1 because the active clamp MOSFET only sees the magnetizing current. Therefore, a smaller active clamp MOSFET with less input capacitance can be used compared to the main switch.

Once V_{AUX} reaches $V_{AUX(on)}$ (typically 11.0 V), the internal startup circuit is disabled and the outputs are enabled if no faults are present. Otherwise, the outputs remain disabled until the fault is removed and V_{AUX} reaches $V_{AUX(on)}$. The outputs are disabled after a soft–stop sequence if V_{AUX} is below $V_{AUX(on)}$ or if V_{AUX} reaches 8.5 V.

The outputs are biased directly from V_{AUX} and their high state voltage is approximately V_{AUX} . Therefore, the auxiliary supply voltage should not exceed the maximum gate voltage of the main or active clamp MOSFET.

The high current drive capability of the outputs will generate inductance–induced spikes if inductance is not reduced on the outputs. This can be done by reducing the connection length between the drivers and their loads and using wide connections.

Overlap Delay

The overlap delay prevents simultaneous conduction of the main and active clamp MOSFETs. The secondary output, OUT2, precedes OUT1 during a low to high transition and trails OUT1 during a high to low transition. Figure 47 shows the relationship between OUT1 and OUT2.




Figure 47. Output Timing Diagram

The output excellance delay is adjusted by connecting a resistor, R_D , from the t_D pin to ground. The overlap delay is proportional to R_D . A minimum delay of 20 ns is obtained by grounding the t_D pin.

The leading delay is purposely made longer than the trailing delay. This allows the user to optimize the delay for the turn on transition of the main switch and ensure the active clamp switch always exhibits zero volt switching.

Analog and Power Ground (PGND)

The NCP1282 has an analog ground, GND, and a power ground, PGND, terminal. GND is used for analog connections such as V_{REF} , R_TC_T , feedforward among others. PGND is used for high current connections such as the internal output drivers. It is recommended to have independent analog and power ground planes and connect them at a single point, preferably at the ground terminal of the system. This will prevent high current flowing on PGND from injecting noise in GND. The PGND connection should be as short and wide as possible to reduce inductance–induced spikes.

Oscillator

The oscillator frequency and maximum duty cycle are set by an R_TC_T divider from V_{REF} as shown in Figure 48. A 500 μ A current source (I_{RTCT}) discharges the timing capacitor (C_T) upon reaching its peak threshold ($V_{RTCT(peak)}$), typically 3.0 V. Once C_T reaches its valley voltage ($V_{RTCT(valley)}$), typically 2.0 V, I_{RTCT} turns OFF allowing C_T to charge back up through R_T . The resulting waveform on the RTCT pin has a sawtooth like shape.




Figure 48. Oscillator Configuration

OUT2 is set high once $V_{RTCT(valley)}$ is reached, followed by OUT1 delayed by the overlap delay. Once $V_{RTCT(peak)}$ is reached, OUT1 goes low, followed by OUT2 delayed by t_D.

The duty cycle is the C_T charge time $(t_{RTCT(C)})$ minus the overlap delay over the total charge and discharge $(t_{RTCT(D)})$ times. The charge and discharge times are calculated using Equations 5 and 6. However, these equations are an approximation as they do not take into account the propagation delays of the internal comparator.

$$t_{\text{RTCT}(\text{C})} = \text{R}_{\text{T}}\text{C}_{\text{T}} \times \text{In}\left(\frac{\text{V}_{\text{RTCT}}(\text{valley}) - \text{V}_{\text{REF}}}{\text{V}_{\text{RTCT}}(\text{peak}) - \text{V}_{\text{REF}}}\right) \text{ (eq. 5)}$$

$$t_{\text{RTCT}(D)} = R_{\text{T}}C_{\text{T}} \times \ln\left(\frac{(I_{\text{RTCT}} \times R_{\text{T}}) + V_{\text{RTCT}(\text{peak})} - V_{\text{REF}}}{(I_{\text{RTCT}} \times R_{\text{T}}) + V_{\text{RTCT}(\text{valley})} - V_{\text{REF}}}\right)$$
(eq. 6)

The duty cycle, DC, is given by Equation 7.

 $D = \frac{t_{RTCT(C)} - t_{D}}{t_{RTCT(C)} + t_{RTCT(D)}}$

Substituting Equations 5, 6, and 7, and after a little algebraic manipulation and replacing values, it simplifies to:

$$D = \frac{In\left(\frac{V_{RTCT(valley)} - V_{REF}}{V_{RTCT(peak)} - V_{REF}}\right) - \frac{t_{D}}{R_{TCT}}}{In\left(\frac{V_{RTCT(valley)} - V_{REF}}{V_{RTCT(peak)} - V_{REF}} \times \frac{(I_{RTCT} \times R_{T}) + V_{RTCT(peak)} - V_{REF}}{(I_{RTCT} + V_{RTCT(valley)} - V_{REF})}$$
(eq. 8)

(eq. 7)

It can be observed that D is set by R_T , C_T and t_D . This equation has two variables and can be solved iteratively. In general, the time delay is a small portion of the ON time and can be ignored as a first approximation. R_T is then selected

to achieve a given duty cycle. Once the R_T is selected, C_T is chosen to obtain the desired operating frequency using Equation 9.

$$f = \frac{1}{\text{R}_{T}\text{C}_{T} \times \text{In}\left(\frac{\text{V}_{\text{RTCT(valley)}} - \text{V}_{\text{REF}}}{\text{V}_{\text{RTCT}(\text{peak})} - \text{V}_{\text{REF}}} \times \frac{(\text{I}_{\text{RTCT}} \times \text{R}_{T}) + \text{V}_{\text{RTCT}(\text{peak})} - \text{V}_{\text{REF}}}{(\text{I}_{\text{RTCT}} \times \text{R}_{T}) + \text{V}_{\text{RTCT}(valley)} - \text{V}_{\text{REF}}}\right)}$$
(eq. 9)

Figures 23 through 26 show the frequency and duty cycle variation vs R_T for several C_T values. R_T should not be less than 6.0 k Ω . Otherwise, the R_TC_T charge current will exceed the pulldown current and the oscillator will be in an undefined state.

Synchronization

A proprietary bidirectional frequency synchronization architecture allows multiple NCP1282 to synchronize in a master–slave configuration. It can synchronize to frequencies above or below the free running frequency. The SYNC pin is in a high impedance mode during the charging of the KICT Ramp. In this period the oscillator accepts an external SYNC pulse. If no pulse is detected upon reaching the peak of the RTCT Ramp, a 100 ns SYNC pulse is generated. The SYNC pulse is generated by internally pulling the SYNC pin to V_{REF} . The peak voltage of the SYNC pin is typically 4.3 V. Once the 100 ns timer expires, the pin goes back into a high impedance mode and an external resistor is required for pulldown as shown in Figure 49.




Figure 49. SYNC Pulse

The slew rate of the sync pin is determined by the pin capacitance and external pulldown resistor. The maximum source current of the SYNC pin is 1.0 mA. The resistor is sized to allow the SYNC pin to discharge before the start of the next cycle.

If an external pulse is received on the SYNC pin before the internal pulse is generated, the controller enters the slave mode of operation. Once operation in slave mode commences, C_T begins discharging and the R_TC_T Ramp upper threshold is increased to 4.0 V.

If a controller in slave mode does not receive a sync pulse before reaching the R_TC_T Ramp peak voltage (4.0 V), the upper threshold is reset back to 3.0 V and the converter reverts to operation in master mode. To guarantee the converter stays in slave mode, the minimum clock period of the master controller has to be less than the R_TC_T charge time from 2.0 V to 4.0 V.

Two NCP1282's are synchronized by connecting their SYNC pins together. The first device that generates a sync pulse during powerup becomes the master. A diode connected as shown in Figure 50 can be used to permanently set one controller as the master. The diode prevents the master from receiving the SYNC pulse of the slave controller.




Figure 50. Master-Slave Configuration

5.0 V Reference

The NCP1282 has a precision 5.0 V reference output. It is a buffered version of the internal reference. The 5.0 V reference is biased directly from V_{AUX} and it can supply up to 5.0 mA. Load regulation is 50 mV and line regulation is 100 mV within the specified operating range.

It is required to bypass the reference with a capacitor. The capacitor is used for compensation of the internal regulator and high frequency noise filtering. The capacitor should be placed across the V_{REF} and GND pins. In most applications a 0.1 μ F will suffice. A bigger capacitor may be required to reduce the voltage ripple caused by the oscillator current. The recommended capacitor range is between 0.047 μ F and 1.0 μ F.

During powerup, the 5.0 V reference is enabled once V_{AUX} reaches $V_{AUX(on)}$ and a UV fault is not present. Otherwise, the reference is enabled once the UV fault is removed and V_{AUX} reaches $V_{AUX(on)}$.

Once a UV fault is detected after the reference has been enabled, the reference is disabled after the soft-stop sequence is complete if the UV fault is still present. If the UV fault is removed before soft-stop is complete, the reference is not disabled.

Application Information

ON Semiconductor provides an electronic design tool, a demonstration board and an application note to facilitate design of the NCP1282 and reduce development cycle time. All the tools can be downloaded or ordered at *www.onsemi.com*.

The electronic design tool allows the user to easily determine most of the system parameters of an active clamp forward converter. The tool evaluates the power and active clamp stages as well as the frequency response of the system. The tool allows the user to design a dual output converter. The demo board delivers 240 W and has a 12 V and a 5 V output. The circuit schematic is shown in Figure 51. The converter design is described in Application Note ANDxxxx.


查询"NCP1282BDR2G"供应商

Figure 51. Circuit Schematic

查询"NCP1282BDR2G"供应商

PACKAGE DIMENSIONS

SO-16 **D SUFFIX** CASE 751B-05 **ISSUE J**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANOI 114.500, 1992. CONTROLLING DIMENSION: MILLIMETER. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) 3.
- 4.
- PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR 5 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	9.80	10.00	0.386	0.393			
В	3.80	4.00	0.150	0.157			
С	1.35	1.75	0.054	0.068			
D	0.35	0.49	0.014	0.019			
F	0.40	1.25	0.016	0.049			
G	1.27	BSC	0.050) BSC			
J	0.19	0.25	0.008	0.009			
K	0.10	0.25	0.004	0.009			
М	0 °	7°	0 °	7°			
Ρ	5.80	6.20	0.229	0.244			
R	0.25	0.50	0.010	0.019			

The products described herein (NCP1282), may be covered by one or more of the following U.S. patents: 6,771,138. There may be other patents pending.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative