This version: Feb. 1999 Previous version: May. 1997

MSM6389C

1,048,576-Word x 1-Bit Solid-State Recorder Data Register

GENERAL DESCRIPTION

The MSM6389C is a solid-state recorder data register in 1,048,576 words x 1 bit configuration.

The MSM6389C has a built-in internal address generator circuit allowing continuous serial read/write operation by single external clock input. The internal address is automatically incremented by one by read/write operation.

Address designation in units of 1024 words in the direction of words is possible by an external serial address input.

The built-in refresh timer and refresh counter have eliminated the need of an external refresh circuit and realized a low power consumption.

18-pin plastic QFJ is used as the package and the operating temperature range is between 0° C and 70° C.

The MSM6389C is suitable for storing large capacity data with battery backup. A solid state recording and playback system can easily be constructed in combination with OKI's voice synthesizer ICs.

FEATURES

• Configuration: 1,048,576 x 1 bit

• Serial access operation:

Serial access time 1.5 μ s (3.0 μ s) Serial read/write cycle time 2.0 μ s (4.0 μ s) Fast mode read/write cycle time 0.4 μ s (0.4 μ s)

Times in parentheses indicate ones in self-refresh mode.

• Low current consumption: $100 \,\mu\text{A}$ max. (for data holding, V_{CC} =4.0V)


• Wide operating supply voltage range: Single 3.5 to 5.5V

Auto-refresh/self-refresh changeable


• Package:

18-pin plastic QFJ (QFJ18-P-R290-1.27) (Product name: MSM6389CJS)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



NC: No connection

18-Pin Plastic QFJ

PIN DESCRIPTIONS

Pin	Symbol	Description
1	DIN	Data input
2	WE	Write enable
3, 16	TEST	Test input
4	CS	Chip select
6	SAD	Serial address data
7	SAS	Serial address strobe
8	TAS	Transfer address strobe
9	V _{CC}	Power supply (+5V)
10	RS/A	Self-refresh/auto-refresh select
11	RFSH	Refresh clock input
12	FAM	Fast access mode select
13	RWCK	Read/write clock
17	DOUT	Data output
18	V _{SS}	Ground (0V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Terminal Voltage	V _T	Ta = 25°C, relative to V _{SS}	-1.0 to +7.0	V
Output Short-Circuit Current	I _{0S}	Ta = 25°C	50	mA
Power Dissipation	P_{D}	Ta = 25°C	1	W
Operating Temperature	T _{op}	_	0 to 70	°C
Storage Temperature	T _{STG}	_	−55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

 $(Ta = 0 \text{ to } 70^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	3.5	4.5	5.5	V
Supply Voltage	V _{SS}	0	0	0	V
"H" Input Voltage	V _{IH}	V _{CC} - 0.5	V _{CC}	V _{CC} + 0.5	V
"L" Input Voltage	V _{IL}	-0.5	0	+0.5	V

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, \text{ Ta} = 0 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Max.	Unit
"H" Output Voltage	V_{OH}	$I_{OH} = -0.5 \text{ mA}$	$V_{CC}-0.5$	_	V
"L" Output Voltage	V_{OL}	$I_{0L} = 0.5 \text{ mA}$	_	0.4	V
Input Leakage Current	ILI	$V_I = 0 V \text{ to } V_{CC}$	-1	+1	μА
Output Leakage Current	I _{LO}	$V_0 = 0 \text{ V to } V_{CC}$	-1	+1	μА
Supply Current (in operating state)	I _{CC1}	$V_{CC} = 4 \text{ V}, t_{RWC} = 2 \mu \text{s}$	_	5	mA
Supply Current (in standby state)	I _{CC2}	V _{CC} = 4 V	_	100	μΑ
Supply Current (FAM)	I _{CC3}	$V_{CC} = 4 \text{ V}, t_{RWC} = 0.4 \mu \text{s}$	_	15	mA

AC Characteristics


 $(V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}, \text{ Ta} = 0 \text{ to } 70^{\circ}\text{C})$

Min. Max. Min. Max. Refresh Cycle tare	ms ns ns ns ns ns ns ns ns
Read/Write Cycle Time t_RWC 4,000 — 2,000 — Access Time t_ACC — 3,000 — 1,500 Output Turn-off Delay Time t_OFF 0 50 0 50 Input Signal Rise/Fall Time t_T 3 50 3 50 RWCK Precharge Time t_RWP 1,000 — 500 — RWCK Pulse Width t_RW 3,000 10,000 1,500 10,000 SAS Cycle Time t_SSC 100 — 100 — SAS Pulse Width t_SAS 50 — 50 — SAS Precharge Time t_SAS 50 — 50 — Address Setup Time t_AS 0 — 0 — Address Setup Time t_AH 50 — 50 — TAS Setup Time t_ATS 50 — 50 — TAS to RWCK Setup Time t_TAS 50 — 50 —	ns ns ns ns ns ns
Access Time	ns ns ns ns ns ns
Output Turn-off Delay Time toff 0 50 0 50 Input Signal Rise/Fall Time tT 3 50 3 50 RWCK Precharge Time tRWP 1,000 — 500 — RWCK Pulse Width tRW 3,000 10,000 1,500 10,000 SAS Cycle Time tSSC 100 — 100 — SAS Pulse Width tSAS 50 — 50 — SAS Precharge Time tSAS 50 — 50 — Address Setup Time tAS 0 — 0 — Address Hold Time tAH 50 — 50 — Address Hold Time tATS 50 — 50 — TAS Setup Time tATS 50 — 50 — TAS to RWCK Setup Time tTAS 50 — 50 — TAS Pulse Width tTAS 50 — 50 —	ns ns ns ns ns
Input Signal Rise/Fall Time	ns ns ns ns
RWCK Precharge Time t_RWP 1,000 — 500 — RWCK Pulse Width t_RW 3,000 10,000 1,500 10,000 SAS Cycle Time t_SSC 100 — 100 — SAS Pulse Width t_SAS 50 — 50 — SAS Precharge Time t_SAS 50 — 50 — Address Setup Time t_AS 0 — 0 — Address Hold Time t_AB 0 — 0 — Address Hold Time t_AB 0 — 0 — Address Hold Time t_AB 0 — 0 — Address Setup Time t_AB 50 — 50 — TAS Setup Time t_TAS 50 — 50 — TAS To RWCK Setup Time t_TAS 50 — 50 — Read Command Hold Time t_RRS 0 — 0 —	ns ns ns
RWCK Pulse Width trw 3,000 10,000 1,500 10,000 SAS Cycle Time tssc 100 — 100 — SAS Pulse Width tsas 50 — 50 — SAS Precharge Time tsap 50 — 50 — Address Setup Time tas 0 — 0 — Address Hold Time tas 0 — 50 — TAS Setup Time tas 50 — 50 — TAS to RWCK Setup Time tras 50 — 50 — TAS Pulse Width tras 50 — 50 — Read Command Hold Time tar tar 50 — 50 — <t< td=""><td>ns ns ns</td></t<>	ns ns ns
SAS Cycle Time t _{SSC} 100 — 100 — SAS Pulse Width t _{SAS} 50 — 50 — SAS Precharge Time t _{SAP} 50 — 50 — Address Setup Time t _{AS} 0 — 0 — Address Hold Time t _{AH} 50 — 50 — TAS Setup Time t _{ATS} 50 — 50 — TAS to RWCK Setup Time t _{TAS} 50 — 50 — TAS Pulse Width t _{TAS} 50 — 50 — Read Command Setup Time t _{RRS} 0 — 0 — Read Command Hold Time t _{RRH} 50 — 50 — Write Command Setup Time t _{WRS} 0 — 0 — Write Command Hold Time t _{WRH} 50 — 50 — Write Command Pulse Width t _{WP} 50 — 50 —	ns ns
SAS Pulse Width t_SAS 50 — 50 — SAS Precharge Time t_SAP 50 — 50 — Address Setup Time t_AS 0 — 0 — Address Hold Time t_AH 50 — 50 — TAS Setup Time t_ATS 50 — 50 — TAS to RWCK Setup Time t_TRS 50 — 50 — TAS Pulse Width t_TAS 50 — 50 — Read Command Setup Time t_RRS 0 — 0 — Read Command Hold Time t_RRH 50 — 50 — Write Command Setup Time t_WRS 0 — 0 — Write Command Hold Time t_WRH 50 — 50 — Write Command Pulse Width t_WP 50 — 50 — WE to RWCK Lead Tme t_RWL 50 — 0 — <	ns
SAS Precharge Time t_SAP 50 — 50 — Address Setup Time t_AS 0 — 0 — Address Hold Time t_AH 50 — 50 — TAS Setup Time t_ATS 50 — 50 — TAS to RWCK Setup Time t_TRS 50 — 50 — TAS Pulse Width t_TAS 50 — 50 — Read Command Setup Time t_RRS 0 — 0 — Read Command Hold Time t_RRH 50 — 50 — Write Command Setup Time t_WRS 0 — 0 — Write Command Hold Time t_WRH 50 — 50 — Write Command Pulse Width t_WP 50 — 50 — WE to RWCK Lead Tme t_RWL 50 — 50 — Data Setup Time t_DS 0 — 0 —	
Address Setup Time tas 0 — 0 — Address Hold Time tah 50 — 50 — TAS Setup Time tats 50 — 50 — TAS to RWCK Setup Time trss 50 — 50 — TAS Pulse Width tras 50 — 50 — Read Command Setup Time trss 0 — 0 — Read Command Hold Time twrite Command Setup Time twrite Time twrite Time twrite Time twrite Time 50 — 50 — Write Command Pulse Width twrite Time triangle Time triangle Time triangle Time 50 — 50 — WE to RWCK Lead Time triangle Time triangle Time triangle Time triangle Time Time	ns
Address Hold Time tah 50 — 50 — TAS Setup Time tats 50 — 50 — TAS to RWCK Setup Time trs 50 — 50 — TAS Pulse Width tras 50 — 50 — Read Command Setup Time trs 0 — 0 — Read Command Hold Time twrite Command Setup Time twrs 0 — 0 — Write Command Hold Time twr 50 — 50 — Write Command Pulse Width twr 50 — 50 — WE to RWCK Lead Tme true true 50 — 50 — Data Setup Time true	
TAS Setup Time t _{ATS} 50 — 50 — TAS to RWCK Setup Time t _{TRS} 50 — 50 — TAS Pulse Width t _{TAS} 50 — 50 — Read Command Setup Time t _{RRS} 0 — 0 — Read Command Hold Time t _{WRS} 0 — 0 — Write Command Setup Time t _{WRS} 0 — 0 — Write Command Hold Time t _{WRH} 50 — 50 — Write Command Pulse Width t _{WP} 50 — 50 — WE to RWCK Lead Tme t _{RWL} 50 — 50 — Data Setup Time t _{DS} 0 — 0 —	ns
TAS to RWCK Setup Time t_TRS 50 — 50 — TAS Pulse Width t_TAS 50 — 50 — Read Command Setup Time t_RRS 0 — 0 — Read Command Hold Time t_RRH 50 — 50 — Write Command Setup Time t_WRS 0 — 0 — Write Command Hold Time t_WRH 50 — 50 — Write Command Pulse Width t_WP 50 — 50 — WE to RWCK Lead Tme t_RWL 50 — 50 — Data Setup Time t_DS 0 — 0 —	ns
TAS Pulse Width t _{TAS} 50 — 50 — Read Command Setup Time t _{RRS} 0 — 0 — Read Command Hold Time t _{RRH} 50 — 50 — Write Command Setup Time t _{WRS} 0 — 0 — Write Command Hold Time t _{WRH} 50 — 50 — Write Command Pulse Width t _{WP} 50 — 50 — WE to RWCK Lead Tme t _{RWL} 50 — 50 — Data Setup Time t _{DS} 0 — 0 —	ns
Read Command Setup Time t_RRS 0 — 0 — Read Command Hold Time t_RRH 50 — 50 — Write Command Setup Time t_WRS 0 — 0 — Write Command Hold Time t_WRH 50 — 50 — Write Command Pulse Width t_WP 50 — 50 — WE to RWCK Lead Tme t_RWL 50 — 50 — Data Setup Time t_DS 0 — 0 —	ns
Read Command Hold Time t _{RRH} 50 — 50 — Write Command Setup Time t _{WRS} 0 — 0 — Write Command Hold Time t _{WRH} 50 — 50 — Write Command Pulse Width t _{WP} 50 — 50 — WE to RWCK Lead Tme t _{RWL} 50 — 50 — Data Setup Time t _{DS} 0 — 0 —	ns
Write Command Setup Time t _{WRS} 0 — 0 — Write Command Hold Time t _{WRH} 50 — 50 — Write Command Pulse Width t _{WP} 50 — 50 — WE to RWCK Lead Tme t _{RWL} 50 — 50 — Data Setup Time t _{DS} 0 — 0 —	ns
Write Command Hold Time t _{WRH} 50 — 50 — Write Command Pulse Width t _{WP} 50 — 50 — WE to RWCK Lead Tme t _{RWL} 50 — 50 — Data Setup Time t _{DS} 0 — 0 —	ns
Write Command Pulse Width t _{WP} 50 — 50 — WE to RWCK Lead Tme t _{RWL} 50 — 50 — Data Setup Time t _{DS} 0 — 0 —	ns
WE to RWCK Lead Tme tRWL 50 — 50 — Data Setup Time tDS 0 — 0 —	ns
Data Setup Time t _{DS} 0 — 0 —	ns
	ns
Date Hald Time	ns
Data Hold Time t _{DH} 50 — 50 —	ns
RWCK to WE Delay Time t _{RWD} 100 — 100 —	ns
RFSH Setup Time t _{RFS} — — 500 —	ns
RFSH Precharge Time t _{RFP} — — 500 —	ns
RFSH Pulse Width t _{RF} — 1,500 10,000	ns
RFSH RWCK Precharge Time t _{RRP} — 500 —	ns
Fast Mode Cycle Time t _{FC} 400 — 400 —	ns
Fast RWCK Mode Access Time t_{FAC} — 300 — 300	ns
Fast RWCK Precharge Time t_{FCP} 100 — 100 —	ns
Fast Mode RWCK Pulse Width t _{FR} 300 — 300 —	ns
Fast Mode Setup Time	ns
Fast Mode Hold Time t _{FH} 50 — 50 —	ns
Fast Mode Width t _{FCC} 4,000 100,000 2,000 100,000	ns
Slow Mode Setup Time t _{SS} 0 — 0 —	ns
Slow Mode Hold Time t _{SH} 50 — 50 —	ns

Note: Switching to the fast mode should be made satisfying the timings of t_{FS} and t_{SS} at the "L" level of \overline{RWCK} .

TIMING DIAGRAMS


Read/Write/Read Modify Write Cycle




OKI Semiconductor MSM6389C

查询"MSM6389"供应商

Auto-Refresh Mode



Fast Access Mode



FUNCTIONAL DESCRIPTION

Serial Address Input (SAD)

Pin for inputting the start address for read/write. Address data can be input in units of 1024 words. The 1,024 address data can be input as 10-bit (A0-A9) serial from the SAD pin.

Serial Address Strobe (SAS)

Pin for the clock used to store the serial address data into the internal register.

Address Transfer Strobe (TAS)

Input pin for setting the serial address data stored in the address register to the internal address counter.

When the \overline{TAS} falls, the Y address is set to address 0.

Read/Write Clock (RWCK)

Input pin for the data register information read/write clock.

Internal operation starts at the falling edge of \overline{RWCK} . The information in the data register is output to the DOUT pin in the read mode, and the information at the DIN pin is written into the data register in the write mode. The internal address counter is automatically incremented when \overline{RWCK} falls.

Write Enable (WE)

Input pin for selecting the read mode, write mode or read modify write mode.

The read mode is set when \overline{WE} is "H", and the write mode is set when \overline{WE} is "L". When \overline{WE} falls from "H" to "L" while \overline{RWCK} is active, the read modify write mode is set.

Data Input (DIN)

Input pin for write data.

The information at the data input pin is stored at the falling edge of \overline{RWCK} in the write mode, and at the falling edge of \overline{WE} in the read modify write mode.

Data Output (DOUT)

The data output pin is always kept in the high impedance state when \overline{RWCK} or \overline{CS} is kept at "H". When "H" or "L" information is read in the read operation, the output pin is set to "H" to "L" and holds the read information until \overline{RWCK} is again set to "H". In the early write mode the output pin maintains the high impedance state, so I/O common operation by connecting DIN and DOUT is possible.

Chip Select (CS)

Input pin for disabling all input and output pins. This pin enables parallel use of multiple MSM6389Cs by connecting the data input and output pins.

Self/Auto Refresh Select (RS/A)

Pin for selecting a refresh mode in order to retain memory cell data.

If the $\overline{RS/A}$ pin is set to "L" level, the self-refresh mode is selected and no external refresh control is required. If the $\overline{RS/A}$ pin is set to "H" level, the auto-refresh mode is selected and refresh operation is required to retain memory cell data.

Refresh Clock Input (RFSH)

Input pin for controlling the external refresh when the auto refresh mode is selected. When the autorefresh mode is selected, 1024 refresh operations are required within 100ms via the \overline{RFSH} pin while the \overline{RWCK} is at "H" level.

OKI Semiconductor MSM6389C

查询"MSM6389"供应商

Fast Access Mode Select (FAM)

Pin for fast read/write operations. Fast read/write is possible by keeping the \overline{FAM} pin at "L" level. The fast access mode is set or released by inputting "L" level or "H" level to the \overline{FAM} pin when the \overline{RWCK} pin is at "L" level, and when t_{FS} and t_{SS} are satisfied.

When 1024-word data access is complete, be sure to insert a normal cycle in order to increment the X address.

Test (TEST)

The $\overline{\text{TEST}}$ pin is fixed to "H" level.

Turning the power ON


To stabilize the device, it is required to pause for over 100 μ s after the V_{CC} reaches the specified voltage. Then it is needed to add eight or more \overline{RWCK} cycles (read cycles or pseudo data write cycles).

OKI Semiconductor MSM6389C

查询"MSM6389"供应商

PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents cotained herein may be reprinted or reproduced without our prior permission.
- 9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.