



October 2001
Revised October 2001

74ALVC162374 Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in Outputs

General Description

The ALVC162374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable (OE) are common to each byte and can be shorted together for full 16-bit operation.

The ALVC162374 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers/transmitters.

The 74ALVC162374 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The 74ALVC162374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V–3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- 26Ω series resistors in outputs
- t_{PD} (CLK to O_n)
 - 3.9 ns max for 3.0V to 3.6V V_{CC}
 - 5.3 ns max for 2.3V to 2.7V V_{CC}
 - 9.6 ns max for 1.65V to 1.95V V_{CC}
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V


Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Descriptions
74ALVC162374T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol




Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Input (Active LOW)
CP_n	Clock Pulse Input
I_0-I_{15}	Inputs
O_0-O_{15}	Outputs

74ALVC162374

Connection Diagram



Truth Tables

Inputs		Outputs	
CP ₁	OE ₁	I ₀ -I ₇	O ₀ -O ₇
/	L	H	H
/	L	L	L
L	L	X	O ₀
X	H	X	Z

Inputs		Outputs	
CP ₂	OE ₂	I ₈ -I ₁₅	O ₈ -O ₁₅
/	L	H	H
/	L	L	L
L	L	X	O ₀
X	H	X	Z


H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immortal (HIGH or LOW, inputs may not float)
 Z = High Impedance
 O₀ = Previous O₀ before HIGH-to-LOW of CP

Functional Description

The 74ALVC162374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-

flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable (OE_n) LOW, the contents of the flip-flops are available at the outputs. When OE_n is HIGH, the outputs go to the high impedance state. Operations of the OE_n input does not affect the state of the flip-flops.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 2)		Recommended Operating Conditions (Note 4)			
Supply Voltage (V_{CC})	-0.5V to +4.6V	Power Supply			
DC Input Voltage (V_I)	-0.5V to 4.6V	Operating	1.65V to 3.6V		
Output Voltage (V_O) (Note 3)	-0.5V to V_{CC} +0.5V	Input Voltage	0V to V_{CC}		
DC Input Diode Current (I_{IK})		Output Voltage (V_O)	0V to V_{CC}		
$V_I < 0V$	-50 mA	Free Air Operating Temperature (T_A)	-40°C to +85°C		
DC Output Diode Current (I_{OK})		Minimum Input Edge Rate ($\Delta t/\Delta V$)			
$V_O < 0V$	-50 mA	$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V		
DC Output Source/Sink Current (I_{OH}/I_{OL})	±50 mA				
DC V_{CC} or GND Current per Supply Pin (I_{CC} or GND)	±100 mA				
Storage Temperature Range (T_{STG})	-65°C to +150°C				
Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.					
Note 3: I_O Absolute Maximum Rating must be observed.					
Note 4: Floating or unused control inputs must be held HIGH or LOW.					
DC Electrical Characteristics					
Symbol	Parameter	Conditions	V_{CC} (V)	Min	Max
V_{IH}	HIGH Level Input Voltage		1.65 - 1.95 2.3 - 2.7 2.7 - 3.6	0.65 x V_{CC} 1.7 2.0	
V_{IL}	LOW Level Input Voltage		1.65 - 1.95 2.3 - 2.7 2.7 - 3.6	0.35 x V_{CC} 0.7 0.8	V
V_{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 3.6	$V_{CC} - 0.2$	
		$I_{OH} = -2 mA$	1.65	1.2	
		$I_{OH} = -4 mA$	2.3	1.9	
		$I_{OH} = -6 mA$	2.3 3	1.7 2.4	V
		$I_{OH} = -8 mA$	2.7	2	
		$I_{OH} = -12 mA$	3.0	2	
V_{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.65 - 3.6		0.2
		$I_{OL} = 2 mA$	1.65		0.45
		$I_{OL} = 4 mA$	2.3		0.4
		$I_{OL} = 6 mA$	2.3 3		0.55
		$I_{OL} = 8 mA$	2.7		0.6
		$I_{OL} = 12 mA$	3		0.8
I_I	Input Leakage Current	$0 \leq V_I \leq 3.6V$	3.6		±5.0 μA
I_{OZ}	3-STATE Output Leakage	$0 \leq V_O \leq 3.6V$	3.6		±10 μA
I_{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40 μA
ΔI_{CC}	Increase in I_{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750 μA

74ALVC162374

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40^\circ\text{C to } +85^\circ\text{C}, R_L = 500\Omega$								Units	
		$C_L = 50 \text{ pF}$				$C_L = 30 \text{ pF}$					
		$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 1.8V \pm 0.15V$			
		Min	Max	Min	Max	Min	Max	Min	Max		
f_{MAX}	Maximum Clock Frequency	250		200		200		100		ns	
t_{PHL}, t_{PL}	Propagation Delay Bus to Bus	1.3	3.9	1.5	5.3	1.0	4.8	1.5	9.6	ns	
t_{PZL}, t_{PZH}	Output Enable Time	1.3	4.4	1.5	5.9	1.0	5.4	1.5	9.8	ns	
t_{PLZ}, t_{PHZ}	Output Disable Time	1.3	4.5	1.5	4.9	1.0	4.4	1.5	7.9	ns	
t_W	Pulse Width	1.5		1.5		1.5		4.0		ns	
t_S	Setup Time	1.5		1.5		1.5		2.5		ns	
t_H	Hold Time	1.0		1.0		1.0		1.0		ns	

Capacitance

Symbol	Parameter	Conditions		$T_A = +25^\circ\text{C}$		Units	
				V_{CC}	Typical		
C_{IN}	Input Capacitance	$V_I = 0V \text{ or } V_{CC}$		3.3	6	pF	
C_{OUT}	Output Capacitance	$V_I = 0V \text{ or } V_{CC}$		3.3	7	pF	
C_{PD}	Power Dissipation Capacitance	Outputs Enabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$		3.3	20	pF
					2.5	20	

AC Loading and Waveforms




FIGURE 1. AC Test Circuit

TABLE 1. Values for Figure 1

TEST	SWITCH
t_{PLH}, t_{PHL}	Open
t_{PZL}, t_{PLZ}	V_L
t_{PZH}, t_{PHZ}	GND

TABLE 2. Variable Matrix

(Input Characteristics: $f = 1\text{MHz}$; $t_r = t_f = 2\text{ns}$; $Z_0 = 50\Omega$)

Symbol	V_{CC}			
	$3.3V \pm 0.3V$	$2.7V$	$2.5V \pm 0.2V$	$1.8V \pm 0.15V$
V_{mi}	1.5V	1.5V	$V_{CC}/2$	$V_{CC}/2$
V_{mo}	1.5V	1.5V	$V_{CC}/2$	$V_{CC}/2$
V_X	$V_{OL} + 0.3V$	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$	$V_{OL} + 0.15V$
V_Y	$V_{OH} - 0.3V$	$V_{OH} - 0.3V$	$V_{OH} - 0.15V$	$V_{OH} - 0.15V$
V_L	6V	6V	V_{CC}^*2	V_{CC}^*2




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and t_{REC} Waveforms








FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

74ALVC162374 Low Voltage 16-Bit D-Type Flip-Flop

Physical Dimensions inches (millimeters) unless otherwise noted



LAND PATTERN RECOMMENDATION




DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTD48RevB1



DETAIL A

**48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Body Width
Package Number MTD48**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com