								R	EVISI	ONS										
LTR	DESCRIPTION											DA	TE (Y	R-MO-D)A)		APPR	OVED		
查询	"5962	2-956	1201	MYC'	"供应	商														
												•								
REV																<u> </u>				
SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25									
REV STATUS	S			RE\	/				-											-
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A	PMIC N/A PREPARED BY Kenneth Rice				DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444															
STANDARD MICROCIRCUIT CHECKED BY Jeff Bowling																				
DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE		BLE	APP	ROVEI Micha	D BY ael A. F	rye			GA"		ROGR						IOS, 9 MON	9500 IOLIT	HIC	
			DRAWING APPROVAL DATE 96-03-12				SIZE CAI		CAG	E COD	ÞΕ			162	056	24.2				
AMSC	N/A			REV	ISION	LEVEL				1	4	1	726		5962-95612					
AWSC N/A										SHE	ET	1		OF	2	5				

JUL 94


<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E274-96

9004708 0020053 642

SCOPE

- 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q are no lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is be as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	Toggle Speed
01	3195A-05	9500 gate programmable array	4.1 ns
02	3195A-04	9500 gate programmable array	3.3 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class

level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
X Y	CMGA8-175 See figure 1 See figure 1	175 <u>1</u> / 164 164	Pin grid array package Quad flat package Quad flat package

<u>.ead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes **Q** and **V** or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 2/

Supply voltage range to ground potential (V_{CC}) DC input voltage range	-0.5 V dc to +7.0 V dc -0.5 V dc to V _{CC} +0.5 V dc -0.5 V dc to V _{CC} +0.5 V dc +260°C
Thermal resistance, junction-to-case (θ_{JC}) : Case outline X	See MIL-STD-1835 20°C/W 3/ +150°C 4/ -65°C to +150°C

175 = actual number of pins used, not maximum listed in MIL-STD-1835

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.

Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

DESC FORM 193A JUL 94

1.4 Recommended operating conditions. 5/ -55°C to +125°C +4.5 V dc minimum to +5.5 V dc maximum 0 V dc 1.5 Digital logic testing for device classes Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)- - - - -6/ percent 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation. SPECIFICATION MILITARY MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. STANDARDS MILITARY MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines. **HANDBOOKS** MILITARY MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's). MIL-HDBK-780 - Standard Microcircuit Drawings. (Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) 2.2 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation. AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM) ASTM Standard F1192-88 Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices. (Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.) ELECTRONICS INDUSTRIES ASSOCIATION (EIA) JEDEC Standard No. 17 A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Blvd., Arlington, VA 22201.

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

All voltage values in this drawing are with respect to V_{SS}. Values will be added when they become available.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A			5962-95612
		REVISION LEVEL	SHEET 3

DESC FORM 193A JUL 94

= 9004708 0020055 415 **=**

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations unless as special to the supersedes applicable laws and regulations are supersedes applicable laws and regulations are supersedes as special to the supersedes applicable laws are supersedes as special to the supersedes applicable laws and the supersedes applicable laws are supersedes as special to the supersedes

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic block diagram. The logic block diagram shall be as specified in figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table 1 and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a CML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

DESC FORM 193A JUL 94 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

查询"5962-9561201MYC"供应商
4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- c. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and Y. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M subgroups 7, 8A and 8B tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7, 8A and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures, and all input and output terminals tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

DESC FORM 193A JUL 94

9004708 0020057 298

TABLE	1.	Electrical	performance	characteristics.

查询"5962-9561201	/ Kylonicity	ソ首 Conditions	Group A Subgroups	Device type	Limits		Unit
		4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Subgr Subs	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Min	Max	
High Level output voltage	VOH	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.8 \text{V}$ $I_{OH} = -8.0 \text{ mA}, V_{IH} = 2.0 \text{ V}$	1,2,3	All	3.7		v
Low level output voltage	V _{OL}	v _{CC} = 5.5 v, I _{OL} = 8.0v v _{IL} = 0.8 v, v _{IH} = 2.0 v	1,2,3	All		0.4	٧
Quiescent power supply current	I cco	CMOS inputs, V _{CC} = V _{IN} = 5.5 V	1,2,3	ALL		8	mA
Quiescent power supply current	^I cco	TTL inputs, V _{CC} = V _{IN} = 5.5 V	1,2,3	ALL		14	mA
Input leakage current	IIL	v _{CC} = 5.5 v, v _{IN} = 0 v and 5.5 v	1,2,3	All	-20	20	uA
Horizontal long line, pull-up current	I _{RLL}	v _{CC} = 5.5 v, v _{IN} = 0 v and 5.5 v	1,2,3	ALL	0.20	4.20	mΑ
High level input voltage	V _{I HT}	TTL inputs	1,2,3	ALL	2.0		٧
Low level input voltage	VILT	TTL inputs	1,2,3	ALL		0.8	٧
High level input voltage	VIHC	CMOS inputs	1,2,3	ALL	0.7 V _{CC}		V
Low level input voltage	AITC	CMOS inputs	1,2,3	All		0.2 V _{CC}	٧
Power down (PWR DWN)voltage 2/	v _{PD}	PWR DWN = 0.0 V	1,2,3	ALL	3.5		٧
Input capacitance except XTL1 AND XTL2	CIN	See 4.4.1e	4	ALL		16	pF
Input capacitance XTL1 and XTL2	c ^{IN}	See 4.4.1e	4	ALL		20	pF
Output capacitance	СОПТ	See 4.4.1e	4	ALL		16	рF
Functional test		See 4.4.1c	7,8A,8B	ALL			
t _{PID} + 484(t _{ILO}) + t _{OPF}	t _B 1		9,10,11	01		2233.8	ns
				02		1845.9	
t _{PID} + 484(t _{CKO}) + t _{OPF}	^t B2		9,10,11	01		2193.4	ns
interconnect				02		1850.3	
t _{PID} + 484t _{QLO} + t _{OPF} + interconnect	t _{B3}		9,10,11	01		3742.2	ns
				02		3157.1	
tpID + 44tpUS + tOPF + interconnect	t ₈₄		9,10,11	01		1233.6	ns
THICE COMMECC				02		1 089. 0	

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-95612
	REVISION LEVEL	SHEET 6

DESC FORM 193A JUL 94

9004708 0020058 124

TABLE 1. Electrical performance characteristics - Continued.

查询"5962-9561201	∖\sy@ ⁰₩供	<u> </u>	Group A Device Limits Subgroups type		ni ts	Unit	
		unless otherwise specified			Min	Max	
t _{PID} + 44t _{PUF} + t _{OPF} + interconnect	t _{B5}		9,10,11	01		969.6	ns
Titles cormect				02		869.0	
t _{PID} + 44t _{ON1} + t _{OPF} + interconnect	^t B6		9,10,11	01		446.0	ns
THE BUNNECE				02		411.4	
tpiD + 44toN2 + toPF +	t _B 7		9,10,11	01		512.0	ns
The solution				02		477.4	
Logic input to output (combinational)	t _{ILO}	See figures 4 and 5 as applicable	3/	01		4.1	ns
(comprise for laty		as appricance		02		3.3	
Reset input to output	t _{RIO}		3/	01		4.4	ns
				02		3.7	
Reset direct width	^t RPW		3/	01	3.8		ns
				02	3.2		
Master reset pin to CLB output (X, Y)	^t mrQ		3/	01		24	ns
output (x, 1)				02		20	
K clock input to CL8 output	t _{CKO}		3/	01		3.1	ns
				02		2.5	
Clock K to the outputs X or Y when Q is return through	^t QLO		3/	01		6.3	ns
function generators to drive X or Y				02		5.2	
K clock logic-input	tICK		3/	01	3.1		ns
setup				02	2.5		
K clock logic-input hold	t _{CK1}		3/	ALL	0		ns
Logic input setup to K	tDICK		3/	01	2.0		ns
clock				02	1.6]
Logic input hold from K	t _{CKD1}		3/	01	1.2		ns
clock				02	1.0		
Logic input setup to	t _{ecck}		3/	01	3.8		ns
enable clock				02	3.2		
Logic input hold to enable clock	^t CKEC		3/	ALL	1.0		ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95612
		REVISION LEVEL	SHEET 7

DESC FORM 193A JUL 94

■ 9004708 0020059 060 ■

查询"5962-9561201N	01 N SGDb供应商 Conditions Group A Device Lim 4.5 V ≤ V _{CC} ≤ 5.5 V Subgroups type				Limits Unit			
	; ;	4.5 $V \le V_{CC} \le 5.5 V$ $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ unless otherwise specified		lps type	Min	Max		
Pad (package pin) to	t _{PID}	See figures 4 and 5		3/	01		2.8	ns
input direct		as applicable			02		2.5	
Pad (package pin) to	t _{PIDc}			<u>3</u> /	01		1.5	ns
inputs Tockin,Bockin					02		1.3	
I/O clock to I/O RI	t _{IKRI}			<u>3</u> /	01		2.8	ns
input (FF)					02		2.5	
I/O clock to pad-input	t _{PICK}			3/	01	15		ns
setup			!		02	14		
I/O clock to pad-input hold	^t IKPI			3/	All	0		ns
I/O propagation delay clock (OK) to pad	^t OKPOf			<u>3</u> /	01		5.5	ns
(fast)					02		5	
I/O clock to pad-output	t _{00K}			<u>3</u> /	01	6.2		ns
setup					02	5.6		
I/O clock to pad-output hold	^t oko			3/	All	0		ns
Output (enabled fast)		3/	01		4.1	ns		
to pad					02		3.7	
Output (enabled slow)	t _{OPS}			3/	01		13	ns
to pad			i		02		11	
Master RESET to input	t _{RRI}			<u>3</u> /	01		29.1	ns
					02		24.8	
Master RESET to output (FF)	^t RPO			<u>3</u> /	01		34	ns
					02		29	
Bidirectional buffer delay	^t BIDI		į	3/	01		1.4	ns
					02		1.2	
TBUF data input to output	t 10			3/	01		6.0	ns
					02		5.5	
TBUF three-state to output active and	t _{ON1}			3/	01		7.6	ns
valid(single pull-up)					02		6.8	
(double pull-up)	^t on2			3/	01		9.1	•
ee footnotes at end of ta	L			<u> </u>	02	L	8.3	
	-:-		SIZE	: [
STA Microcir	ANDARD CUIT DRA'	WING	Α				5962	-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				REVISION LEV		SHEET		

DESC FORM 193A JUL 94

9004708 0020060 882

TABLE I. <u>Electrical performance characteristics</u> - Continued.

查询"5962-9561201	NY®W供	立商 Conditions	Group A Subgroups	Device type	Lir	nits	Unit
		4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Subgroups	Суре	Min	Max	
TBUF three-state to output inactive	t _{PUS}	See figures 4 and 5	3/	01		25.5	ns
(single pull-up)		as applicable		02		22.2	
TBUF three-state to	^t PUF		<u>3</u> /	01		19.5	ns
output inactive (pair of pull-ups)				02		17.2	

1/ Tested initially and after any design or process change that may affect this parameter and guaranteed to the limits specified in table I with the following conditions:

Global clock at 16 Mhz for device 01 and 25 MHz for device 02.

20 outputs at 5 MHz

50 outputs at 1 MHz

Alternate clock at 10 MHz

100 configurable logic blocks (CLB) at 5 MHz

150 CLBs at 1 MHz

20 horizontal long lines at 5 MHz

30 vertical long lines at 1 MHz

50 inputs at 5 MHz

10 inputs at 10 MHz

- 2/ PWRDWN transitions must occur during operational V_{CC} levels.
- 3/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1-9}) are then used to determine the compliance of this parameter. For class M only characterization data is taken at initial device testing, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL


5962-95612


9

SHEET

DESC FORM 193A JUL 94

9004708 0020061 719





- 1. Dimensions are in inches.
- 2. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- Packages are shipped flat as depicted
- Lead dimensions call out includes lead finish.
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

Case Y represents marking the device on the nonlid side of device, i.e., lid side facing down. When mounted in this position, the pin out is clockwise. Case Z represents marking the device on the lid side of the device i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

DESC FORM 193A JUL 94

9004708 0020063 591 ==

Cases Y and Z - continued

查询"5962-9561201MYC"供应商

Inches	mm	Inches	mm
.0010	0.025	.050	1.27
.001	0.03 0.05	.060 .080	1.52 2.03
.004	0.10	.086	2.18
.008	0.20 0.25	.100	2.54
.012	0.30	.160	4.06
.0175 .018	0.445 0.46	.200 .645	5.08 16.38
.020	0.51	1.000	25.50 28.70
.025	0.64	1.290 1.500	32.77 38.10
.040	1.02	2.300	58.42
		2.500	63.50

NOTE: Metric equivalents are for reference only.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95612
		REVISION LEVEL	SHEET 12

DESC FORM 193A JUL 94

9004708 0020064 428

Case outline X 查询"5962-9561201MYC"供应商 Device All Device All type type Terminal Terminat Terminal Terminal Terminal Terminal number symbol number symbol number symbol A2 **C1** A8-1/0 D15 Α3 NC A9-1/0 LDC-I/O C2 D16 A4 1/0 С3 GND A7-1/0 E1 Α5 1/0 C4 1/0 1/0 E2 A6 1/0 C5 1/0 E3 A10-I/0 Α7 1/0 С6 1/0 E14 HDC-I/O 8A 1/0 С7 1/0 E15 1/0 Α9 1/0 **C8** 1/0 E16 1/0 A10 1/0 C9 1/0 F٦ 1/0 A11 1/0 C10 1/0 A12-1/0 F2 1/0 A12 1/0 C11 F3 1/0 A13 1/0 C12 1/0 F14 1/0 A14 1/0 C13 1/0 F15 1/0 A15 NC C14 1/0 GND F16 A16 NC C15 M2-1/0 G1 1/0 **B**1 1/0 C16 1/0 G2 1/0 A11-1/0 B2 PWRDN D1 G3 1/0 В3 1/0 D2 1/0 G14 1/0 В4 1/0 Đ3 TCLKIN-1/0 G15 1/0 В5 1/0 D4 G16 1/0 **B**6 1/0 **D**5 1/0 A6-I/0 н1 в7 1/0 D6 1/0 H2 A13-I/0 88 1/0 **D7** 1/0 Н3 Vcc В9 1/0 D8 GND vcc H14 **B10** 1/0 V_{CC} 1/0 **D9 B11** 1/0 D10 H15 IN1T-1/0 **B12** 1/0 D11 1/0 H16 1/0 B13 1/0_ D12 1/0 J1 1/0 **B14** M1-RDATA D13 1/0 J2 1/0 MO-RTRIG **B15** D14 J3 **GND** v_{cc} **B16** 1/0 J14 GND

NC = no connect

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95612
		REVISION LEVEL	SHEET 13

DESC FORM 193A JUL 94

9004708 0020065 364 **1**

Case outline X - Continued.

Device type	62-9561201MYC"供点 *tt	Device type	ALL	Device type	All
Terminal number	Terminal symbol	Termina number	l Terminal symbol	Terminal number	Terminal symbol
J15 J16 K1 K2 K3 K14 K15 K16 L1 L13 L15 L16 M1 M15 M16 N1 N2 N3 N4 N5 N6 N7	I/O 1/O A5-I/O A5-I/O A14-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	N8 N9 N10 N11 N12 N13 N14 N15 N16 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 R1	GND VCC I/O I/O I/O I/O D7-I/O GND I/O A2-1/O A0-WS-I/O VCC I/O RDY/BUSY-RCLK-1/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I	R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 T1 T2 T3 T4 T5 T6 T7 T8	CCLK D0-DIN-I/O I/O D1-I/O D1-I/O D2-I/O CS1-I/O CS1-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

NC = no connect

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95612
		REVISION LEVEL	SHEET 14

DESC FORM 193A JUL 94

■ 9004708 0020066 2TO **■**

Case outlines Y and Z

查询"59 Device type	62-9561201MYC"供店	立商 Device type	All	Device type	Ali
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	V _{CC} A13-1/0	29	I/O	57	1/0
2		30	1/0	58	1/0
3	A6-1/0	31	1/0	59	1/0
4	1/0	32	1/0	60	1/0
5	1/0	33	1/0	61	I/O M1-RDATA
6	1/0	34	1/0	62	GND
7	1/0	35 36	1/0	64	MO-RTRIG
8 9	A12-1/0 A7-1/0	30	1/0 1/0	65	
10	1/0	38	1/0	66	V _{CC} M2-1/0
11	1/0	39	1/0	67	HDC-1/0
12	A11-1/0	40	1/0	68	1/0
13	A8-1/0	41	GND	69	1/0
14	1/0	42		70	1/0
15	1 1/0	43	v 178	71	LDC-1/0
16	A10-1/0	44	1/0	72	1/0
17	A9-1/0	45	1/0	73	1/0
18		46	1/0	74	1/0
19	VCC GND	47	1/0	75	1/0
20	PWRDWN	48	1/0	76	1/0
21	TCLKIN-I/O	49	1/0	77	1/0
22	1/0	50	1/0	78	1/0
23	1/0	51	1/0	79	1/0
24	1/0	52	1/0	80	1/0
25	1/0	53	1/0	81	INIT-I/O
26	1/0	54	1/0	82	V _{CC} GND
27	1/0	55	1/0	83	
28	1/0	56	1/0	84	1/0

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95612
		REVISION LEVEL	SHEET 15

DESC FORM 193A JUL 94 Case outlines Y and Z - Continued.


type	62-9561201MYC"供应商	Device type	All	Device type	All
erminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
85	1/0	112	1/0	139	1/0
86	1/0	113	1/0	140	1/0
87	1/0	114	1/0	141	1/0
88	1/0	115	<u>D5-</u> 1/0	142	1/0
89	1/0	116	CSO-1/0	143	DO-DIN-I/O
90	1/0	117	1/0	144	DOUT-1/0
91	1/0	118	1/0	145	CCTK
92	1/0	119	1/0	146	VCC GND
93 94	1/0	120	1/0	147	
94 95	1/0	121	D4-1/0	148	AO-WS-I/O
96	1/0 1/0	122 123	1/0	149	A1-CS2-I/O
90 97	1/0	123	V _{CC} GND	150	1/0
98	170	124		151 152	1/0
99	XTAL2(IN)-I/O	126	03-1/0 CS1-1/0	153	A2-1/0 A3-1/0
100	GND 170	127	1/0	154	1/0
101	RESET	128	1/0	155	1/0
102		129	1/0	156	A15-1/0
103	VCC	130	1/0	157	A4-1/0
104	D7-1/0	131	D2-1/0	158	1/0
105	XTAL1(OUT)-	132	1/0	159	1/0
	BCLKIN-1/O	133	1/0	160	A14-1/0
106	1/0	134	1/0	161	A5-I/O
107	1/0	135	1/0	162	1/0
108	1/0	136	1/0	163	1/0
109	D6-1/0	137	D1-I/O	164	GND
110	1/0	138	RDY/BUSY-RCLK-I/O	ļ	
111	1/0			1	

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95612
		REVISION LEVEL	SHEET 16

DESC FORM 193A JUL 94

9004708 0020068 073 **=**



NOTE: Each configurable logic block includes a combinatorial logic section, two flip-flops, and program memory controlled multiplexer selection of function.

It has: Five logic variable inputs: a, b, c, d, and e.

a direct data input: di an enable clock: ec a clock (invertible): k an asynchronous reset: rd two outputs: x and y


FIGURE 3. Logic block diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95612
		REVISION LEVEL	SHEET 17

DESC FORM 193A JUL 94

■ 9004708 0020069 TOT ■

I/O BLOCK (IOB)



NOTE: The input/output block includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active low latch enable (latch transparent) signal and vice versa. Passive pull-up can only be enable on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds.


FIGURE 3. Logic block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95612
		REVISION LEVEL	SHEET 18

DESC FORM 193A JUL 94

9004708 0020070 721

GENERAL LOGIC CELL ARRAY ILCA) SWITCHING CHARACTERISTICS



NOTE: All timings except t_{TSHZ} and t_{TSON} are measured at 1.5 V levels with 50 pF minimum output load. For input signals, rise and fall times are less than 6.0 ns, with low amplitude = 0.0 V, and high amplitude = 3.0 V.


FIGURE 4. Timing diagrams and switching characteristics.

19

SIZE STANDARD Α 5962-95612 MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** SHEET **REVISION LEVEL DAYTON, OHIO 45444**


DESC FORM 193A **JUL 94**

9004708 0020071 668 📟



JUL 94

9004708 0020072 5T4 🖿




NOTE: All timings except tTSHZ and tTSON are measured at 1.5 V with 50 pF minimum load output. For input signals, rise and fall times are \leq 6ns, low amplitude = 0 V and high = 3 V. t_{TSHZ} is determined when the output shifts 10 percent (of the output voltage swing) from V_{OL} level or V_{OH} level. See figure 5, circuit A herein for circuit used. t_{TSON} is measured at 0.5 V_{CC} level with V_{IN} = 0.0 for three-state to active high, and V_{IN} = V_{CC} for three-state to active low. See figure 5, circuit B herein for circuit used.

FIGURE 4. <u>Timing diagrams and switching characteristics</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95612
		REVISION LEVEL	SHEET 21

DESC FORM 193A JUL 94

■ 9004708 0020073 430 **■**



DESC FORM 193A JUL 94

- 9004708 0020074 377 **-**

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

5962-	956 <u>120</u> 1MYC"供应商	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord MIL-I-38535.	lance with
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9
2	Static burn-in (method 1015)	Required	Required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required
5	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10,	1*,2,3,7*, 8A,8B,9, 10.11
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10,	1,2,3,4**,7, 8A,8B,9,10,	1,2,3,4**,7, 8A,8B,9,10,
7	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ
8	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
9	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

1/ Blank spaces indicate tests are not applicable.

5/ ** see 4.4.1e.

7/ See 4.4.1d.

TABLE IIB. Delta limits at +25°C.

Parameter 1/	Device types	
	ALL	
I _{CCO} standby	±300 μA	
1 _{1L} , 1 _{OL}	±2 nA	

^{1/} The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-95612

REVISION LEVEL
SHEET
23

DESC FORM 193A JUL 94

■ 9004708 0020075 203 ■

^{2/} Any or all subgroups may be combined when using high-speed testers.

Subgroups 7 and 8 functional tests shall verify the truth table.

^{4/ *} indicates PDA applies to subgroup 1 and 7.

^{Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).}

- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB 验证为62-9561201MYC 供应商
 - 4.4.2.1 Additional criteria for device class M . Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-SID-883.
- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95612
		REVISION LEVEL	SHEET 24

DESC FORM 193A JUL 94

Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone 6.4 Comments. (513) 296-5377. 6.5 TAND ON THE ADDRESS OF THE ADDR MIL-PRF 38535, MIL HDBK-1331, and as follows. **PWRDWN** - - - - - - - - - - - POWER-DOWN. ---- MODE 0. MO - - - READ TRIGGER. RTRIG м1 MODE 1. - - - READ DATA **RDATA** MODE 2. M2 - - - - HIGH DURING CONFIGURATION. HDC - - - LOW DURING CONFIGURATION LDC RESET RESET - - DONE DONE - - - PROGRAM PG - - - BCLKIN BCLKIN - - - EXTERNAL CRYSTAL XTL1 - - - - - - - - EXTERNAL CRYSTAL XTL2 - - - CONFIGURATION CLOCK CCLK - - - DATA OUT DOUT - - - - DATA IN DIN - - - - - - - - - - - - - CHIP SELECT, WRITE. CSO CHIP SELECT, WRITE. CS1 CHIP SELECT, WRITE. CS2 CHIP SELECT, WRITE. WS READ CLOCK. **RCLK** RDY/BUSY- - -- - During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin. TCLKIN TCLKIN INIT D0-D7 DATA - - - - - - - - - ADDRESS A0-A15 - - - - - - - - - - - - INPUT/OUTPUT(DEDICATED).

6.6 Sources of supply.

I/O V_{CC} GND

- 6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

6.7 Additional operating data.

- a. Power on delay is 2^{14} cycles from the non-master mode. This provides 11 to 33 ms of wait time.
- b. Power on delay is 2^{16} cycles for the master mode. This provides 43 to 130 ms of wait time.

- - - - - - - - +5.0 V SUPPLY VOLTAGE.

c. Clear is 375 cycles ± 25 cycles and may take as long as 250 to 750 μs .

- - - - - - - - - - GROUND

d. During normal power up, V_{CC} must rise from 2.0 V to V_{CC} minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

| STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE
A | | 5962-95612 |
|--|------------------|----------------|-----------------|
| | | REVISION LEVEL | SHEET 25 |

DESC FORM 193A JUL 94

9004708 0020077 086