

LM339 Quad Voltage Comparator


QUAD VOLTAGE COMPARATORS

These comparators are designed for use in level detection, low-level sensing and memory applications in consumer automotive and industrial electronic applications.

(FEATURES

- Single or dual supplies
- Low Input Bias Current 25nA(Typ)
- Low Input Offset Voltage ± 1.0 mV(Typ)
- Low Input Offset Current ± 5.0 nA(Typ)
- Input common-mode voltage range to GND
- Output Compatible with TTL, MOS, and CMOS
- Low output saturation voltage 130mV(Typ)
 @ 4.0mA

(PIN ARRANGEMENT



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Power Supply Voltage	V _{cc}	+36 or <u>+</u> 18	V
Input Differential Voltage Range	V _{IDR}	36	V
Input Common Mode Voltage Range	V _{ICR}	-0.3 to +36	V
Output Short Circuit-to-Ground	I _{SC}	Continuous	mA
Power Dissipation @ 25°C Derate above 25°C	P _D	1.0 8.0	W mW/ºC
Operating Ambient Temperature Range	T _A	0 to 70	°C
Storage Temperature Range	T _s	-65 to 150	°C

Notes: 1. The max. output current may be as high as 20 mA, independent of the magnitude of V_{cc} , output short circuits to V_{cc} can cause excessive heating and eventual destruction.

- 2. This magnitude of input current will only occur if the leads are driven more negative than ground or the negative supply voltage. This is due to the input PNP collector base junction becoming forward biased, acting as an input clamp diode. There is also a lateral PNP parasitic transistor action which can cause the output voltage of the comparators to go to the V_{cc} voltage level (or ground if overdrive is large) during the time that an input is driven negative. This will not destroy the device when limited to the max rating and normal output states will recover when inputs become \geq ground or negative supply.
- 3. At output switch point, $V_0 = 1.4$ Vdc, $R_s = 100 \Omega$ with V_{cc} from 5.0 Vdc to 30 Vdc, and over the full input common mode range (0V to $V_{cc} = -1.5$ V).
- 4. Due to the PNP transistor inputs, bias current will flow out of the inputs. This current is essentially constant, independent of the output state, therefore, no loading changes will exist on the input lines.
- 5. Response time is specified with a 100mV step and 5.0mV of overdrive. For larger signals, 300ns is typical.
- 6. Positive excursions of input voltage may exceed the power supply level. As long as one of the inputs remain within the common-mode range, the comparator will provide the proper output state.




ELECTRICAL CHARACTERISTICS

 $V_{cc} = 5.0Vdc, 0^{\circ}C \le T_{A} \le 25^{\circ}C$ (unless otherwise noted)

Item	Symbol	Min	Тур	Max	Unit
Input Offset Voltage (3)	V _{IO}				mV
$T_A = 25^{\circ}C$	10		+2.0	+5.0	
$T_{A}^{\prime\prime} = 0^{\circ}C$ to 70°C				+9.0	
Input Bias Current (3,4)	I _{IB}				nA
$T_{A} = 25^{\circ}C$			25	250	
$T_{A}^{n} = 0^{\circ}C$ to 70°C				400	
Input Offset Current (3)	I _{IO}				nA
$T_A = 25^{\circ}C$	10		<u>+</u> 50	<u>+</u> 50	
$T_{A}^{2} = 0^{\circ}C$ to $70^{\circ}C$				<u>+</u> 150	
Input Common Mode Voltage Range (6)	V _{ICR}				V
$T_{A} = 25^{\circ}C$	iek	0		V _{cc} -1.5	
$T_{\Lambda}^{2} = 0^{\circ}C$ to $70^{\circ}C$		0		V_{cc}^{cc} -2.0	
Supply Current	I _{cc}				mA
$R_{I} = \infty, T_{A} = 25^{\circ}C$	ce		0.8	2.0	
$R_{L}^{L} = \infty, V_{CC}^{A} = 30 V dc$					
Voltage Gain	A _{VOL}		200		V/mV
$R_L \ge 15K, V_{CC} = 15 Vdc$	VOL				
Large Signal Response Time			300		ns
V1 = TTL Logic Swing.					
Vref = 1.4 Vdc					
VRL = 5.0 Vdc, RL = 5.1 K					
Response Time (6)	t _{TLH}		13		μs
VRL = 5.0 Vdc, RL = 5.1 K	TEIT				
Output Sink Current	I _{Sink}	6.0	16		mA
$V1(-) \ge 1.0 \text{ Vdc}, V1(+) = 0 \text{ Vdc}$	blik				
$Vo \le 1.5 Vdc$					
Saturation Voltage	V _{SAT}				mV
$V1(-) \ge 1.0 \text{ Vdc}, V1(+) = 0 \text{ Vdc}$	541		130	400	
$I_{sink} \le 4.0 \text{ mA}, T_A = 25^{\circ}\text{C}$					
$0^{\circ}C \leq T_{\Lambda} \leq 70^{\circ}C$				700	
Output Leakage Current	I _{OL}				nA
$V1(-) = 0$ Vdc, $V1(+) \ge 1.0$ Vdc	0L		0.1		
$Vo = 5.0 Vdc, T_A = 25^{\circ}C$					
$V1(-) = 0 Vdc, V1(+) \ge 1.0 Vdc$				1000	
Vo = 30 Vdc, $0^{\circ}C \le T_{A} \le 70^{\circ}C$					
Input Differential Voltage (6)	V _{ID}			V _{cc}	V
All Vin \geq GND or V-Supply	Ш			u	
$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$					



LM339 Quad Voltage Comparator




2.0 1.0 0 100 200 300 400 500 Output Saturation Voltage (mV)

LM339 Quad Voltage Comparator

APPLICATIONS INFORMATION

These dual comparators feature high gain, wide bandwidth characteristics. This gives the device oscillation tendencies if the outputs are capacitively coupled to the inputs via stray capacitance. This oscillation manifests itself during output transitions (V_{OL} to V_{OH}). To alleviate this situation, input resistors <10 k Ω should be used.

The addition of positive feedback (<10 mV) is also recommended. It is good design practice to ground all unused pins. Differential input voltages may be larger than supply voltage without damaging the comparator's inputs. Voltages more negative than -0.3 V should not be used.




S39CD/供应商

D1 prevents input from going negative by more than 0.6 V.


R1 + R2 = R3 $R3 \le \frac{R5}{10}$ for small error in zero crossing.

Square Wave Oscillator




R2 = R3 = R4 R1 ≈ R2 // R3 // R4






Zero Crossing Detector (Split Supply)



 $V_{in(min)} \approx 0.4 V$ peak for 1% phase distortion ($\Delta \Theta$).

Driving Logic



 $R_S = Source Resistance$ R1 \approx RS

Logic	Device	V _{CC} (V)	Rլ kΩ
CMOS	1/4 MC14001	+15	100
TTL	1/4 MC7400	+5.0	10

Non-Inverting Comparator With Hysteresis

