

PRELIMINARY



1200 V/µs

±50 mA



LMH6584/LMH6585 32x16 400 MHz Analog Crosspoint Switches, Gain of 1, Gain of 2

General Description

The LMH® family of products is joined by the LMH6584 and the LMH6585 high speed, non-blocking, analog, crosspoint switches. The LMH6584/LMH6585 are designed for high speed, DC coupled, analog signals such as high resolution video (UXGA and higher). The LMH6584/LMH6585 have 32 inputs and 16 outputs. The non-blocking architecture allows an output to be connected to any input, including an input that is already selected. With fully buffered inputs the LMH6584/ LMH6585 can be impedance matched to nearly any source impedance. The buffered outputs of the LMH6584/LMH6585 can drive up to two back terminated video loads (75 Ω load). The outputs and inputs also feature high impedance inactive states allowing high performance input and output expansion for array sizes such as 32 x 32 or 64 x 16 by combining two devices. The LMH6584/LMH6585 are controlled with a 4 pin serial interface. Both single serial mode and addressed chain modes are available.

The LMH6584/LMH6585 come in 144-pin LQFP packages. They also have diagonally symmetrical pin assignments to facilitate double sided board layouts and easy pin connections for expansion.


Features

- 32 inputs and 16 outputs
- 144-pin LQFP package
- -3 dB bandwidth ($V_{OUT} = 2 V_{PP}$, $R_L = 150\Omega$) 400 MHz
- Fast slew rate
- Channel to channel crosstalk (10/100 MHz) –52/ –43 dBc
- Easy to use serial programming 4 wire bus
- Two programming modes Serial & addressed modes
- Symmetrical pinout facilitates expansion.
- Output current

Applications

- Studio monitoring/production video systems
- Conference room multimedia video systems
- KVM (keyboard video mouse) systems
- Security/surveillance systems
- Multi antenna diversity radio
- Video test equipment
- Medical imaging
- Wide-band routers & switches

Block Diagram



30045011

LMH® is a registered trademark of National Semiconductor Corporation. TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 1) If MILLAR According to the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Human Body Model	2000V
Machine Model	200V
V _S	±6V
I _{IN} (Input Pins)	±20 mA
I _{OUT}	(Note 3)
Input Voltage Range	V- to V+
Maximum Junction Temperature	+150°C

Storage Temperature Range	–65°C to +150°C
Soldering Information	
Infrared or Convection (20 sec.)	235°C
Wave Soldering (10 sec.)	260°C
Operating Ratings (Note 1)	
Temperature Range (Note 4)	–40°C to +85°C

Temperature Range (Note 4)		-40°C 10 +85°C
Supply Voltage Range		±3V to ±5.5V
Thermal Resistance	θ _{JA}	θ _{JC}
64–Pin Exposed Pad TQFP	22°C/W	5°C/W

±3.3V Electrical Characteristics (Note 5)

Unless otherwise specified, typical conditions are: $T_A = 25^{\circ}C$, $V_S = \pm 3.3V$, $R_L = 100\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 8)	(Note 7)	(Note 8)	
Frequency	Domain Performance	1				
SSBW	–3 dB Bandwidth	LMH6584, V _{OUT} = 0.25 V _{PP}		350		
		LMH6585V, $V_{OUT} = 0.5 V_{PP}$		350		
LSBW		LMH6584, $V_{OUT} = 1V_{PP}$, $R_L = 1 \ k\Omega$		375		
		LMH6585, $V_{OUT} = 2V_{PP}$, $R_L = 1 \text{ k}\Omega$		375		MHz
		LMH6584, $V_{OUT} = 1V_{PP}$, $R_{L} = 150\Omega$		375		
		LMH6585, $V_{OUT} = 2V_{PP}$, $R_{L} = 150\Omega$		375		
GF	0.1 dB Gain Flatness	$V_{OUT} = 2 V_{PP}, R_L = 150\Omega$		50		MHz
DG	Differential Gain	R _L = 150Ω, 3.58 MHz/4.43 MHz				%
DP	Differential Phase	R _L = 150Ω, 3.58 MHz/4.43 MHz				deg
Time Dom	ain Response		<u> </u>	1		
t _r	Rise Time	2V Step, 10% to 90%				ns
t _r	Fall Time	2V Step, 10% to 90%				ns
OS	Overshoot	2V Step				%
SR	Slew Rate	4 V _{PP} , 40% to 60% (Note 6)				V/µs
t _s	Settling Time	2V Step, V _{OUT} within 0.5%				ns
Distortion	And Noise Response					
HD2	2 nd Harmonic Distortion	LMH6584, 1 V _{PP} , 10 MHz		-70		dBc
HD3	3 rd Harmonic Distortion	1 V _{PP} , 10 MHz		-75		dBc
e _n	Input Referred Voltage Noise	>1 MHz		12		nV/√Hz
i _n	Input Referred Current Noise	>1 MHz		22		pA/√Hz
	Switching Time					ns
XTLK	Crosstalk	Channel to channel, f = 100 MHz		-43		dBc
ISOL	Off Isolation	f = 100 MHz		-60		dBc
Static, DC	Performance					
A _{VOL}	Open Loop Voltage Gain	LMH6584		1.00		
		LMH6585		2.00		
V _{OS}	Input Offset Voltage			±3		mV
TCV _{OS}	Input Offset Voltage Temperature Drift	(Note 10)				µV/°C
I _B	Input Bias Current	Non-Inverting (Note 9)		-5		μA
TCIB	Input Bias Current Average Drift	Non-Inverting (Note 10)				nA/°C

Symbol	Parameter 询"LMH6584"供应商	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
V _{OUT}	Output Voltage Range	R _L = 100Ω, LMH6584		±1.6		
		R _L = ∞, LMH6584(Note 11)		±1.6		
		R _L = 100Ω, LMH6585		±2.1		V
		R _L = ∞, LMH6585		±2.2		
PSRR	Power Supply Rejection Ratio			45		dB
I _{cc}	Positive Supply Current	$R_{L} = \infty$		200		mA
I _{EE}	Negative Supply Current	$R_L = \infty$		194		mA
	Tri State Supply Current	RST Pin > 2.0V		40		mA
Miscellane	eous Performance		·	•		
R _{IN}	Input Resistance	Non-Inverting		100		kΩ
C _{IN}	Input Capacitance	Non-Inverting		3		pF
R _o	Output Resistance Enabled	Closed Loop, Enabled		300		mΩ
	Output Resistance Disabled	Disabled, LMH6584		50		ko
	Output Resistance Disabled	Disabled, LMH6585		1.3		kΩ
CMVR	Input Common Mode Voltage Range			±0.8		V
I _O	Output Current	Sourcing, V _O = 0 V		±45		mA
Digital Co	ntrol	•	·	•		
V _{IH}	Input Voltage High		2.0			V
V _{IL}	Input Voltage Low				0.8	V
V _{OH}	Output Voltage High			>2.2		V
V _{OL}	Output Voltage Low			<0.4		V
Τ _S	Setup Time			9		ns
Т _Н	Hold Time			9		ns

±5V Electrical Characteristics (Note 5)

Unless otherwise specified, typical conditions are: $T_A = 25^{\circ}C$, $A_V = +2$, $V_S = \pm 5V$, $R_L = 100\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
Frequency	y Domain Performance		•			
SSBW	-3 dB Bandwidth	LMH6584, V _{OUT} = 0.25 V _{PP}		400		
		LMH6585, $V_{OUT} = 0.5 V_{PP}$		400		
LSBW		LMH6584, $V_{OUT} = 1V_{PP}$, $R_L = 1 \ k\Omega$		400		
		LMH6585, V_{OUT} = 2 V_{PP} , R_L = 1 k Ω		400		MHz
		LMH6584, $V_{OUT} = 1V_{PP}$, $R_{L} = 150\Omega$		400		
		LMH6585, $V_{OUT} = 2 V_{PP}$, $R_L = 150\Omega$		400		
GF	0.1 dB Gain Flatness	$V_{OUT} = 2 V_{PP}, R_L = 150\Omega$		50		MHz
DG	Differential Gain	R _L = 150Ω, 3.58 MHz/ 4.43 MHz				%
DP	Differential Phase	R _L = 150Ω, 3.58 MHz/ 4.43 MHz				deg
Time Dom	ain Response			1	·	
t _r	Rise Time	2V Step, 10% to 90%		1.75		ns
t _f	Fall Time	2V Step, 10% to 90%		1.2		ns
OS	Overshoot	2V Step		5		%

www.national.com

LMH6584/LMH6585

Symbol 查询"LM	Parameter H6584"供应商	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
SR	Slew Rate	LMH6584, 2 V _{PP} , 40% to 60%		1200	, ,	V/µs
		(Note 6)				
		LMH6585, 2 V _{PP} , 40% to 60%		1800		1
		(Note 6)				
t _s	Settling Time	2V Step, V _{OUT} Within 0.5%				ns
Distortion	And Noise Response			i		
HD2	2 nd Harmonic Distortion	2 V _{PP} , 5 MHz		-72		dBc
HD3	3 rd Harmonic Distortion	^{3rd} Harmonic Distortion 2 V _{PP} , 5 MHz				
e _n	Input Referred Voltage Noise	>1 MHz		16		nV/√H:
i _n	Input Referred Noise Current	>1 MHz		4		pA/√H:
	Switching Time					ns
XTLK	Crosstalk	Channel to Channel, f = 100 MHz		-43		dBc
		Channel to Channel, f = 10 MHz		-52		dBc
ISOL	Off Isolation	f = 100 MHz		-60		dBc
Static, DC	Performance					
A _{VOL}	Open Loop Voltage Gain	LMH6584		1.00		
		LMH6585		2.00		V/V
V _{os}	Input Offset Voltage	Input Referred		±2		mV
TCV _{OS}	Input Offset Voltage Temperature Drift	(Note 10)				µV/°C
I _B	Input Bias Current	Non-Inverting (Note 9)		-7		μA
TCIB	Input Bias Current Average Drift	Non-Inverting (Note 10)				nA/°C
V _{OUT}	Output Voltage Range	R _L = 100Ω, LMH5484		±3.1		
001		$R_{L} = \infty$, LMH6584		±3.2		
				±3.6		V
		R _L = 100Ω, LMH6585		±0.0 ±3.9		
		$R_L = \infty$, LMH6585				
PSRR	Power Supply Rejection Ratio			45		dB
XTLK	DC Crosstalk	DC, Channel to Channel		-80		dB
ISOL	DC Off Isloation	DC		-80		dB
I _{CC}	Positive Supply Current	$R_{L} = \infty$		220		mA
I _{EE}	Negative Supply Current	$R_L = \infty$		200		mA
	Tri State Supply Current	RST Pin > 2.0V		44		mA
Miscellane	eous Performance	1		i	1	
R _{IN}	Input Resistance	Non-Inverting		100		kΩ
C _{IN}	Input Capacitance	Non-Inverting		1		pF
R _o	Output Resistance Enabled	Closed Loop, Enabled		300		mΩ
	Output Resistance Disabled	Disabled, Resistance to Ground, LMH6584		50		kΩ
		Disabled, Resistance to Ground, LMH6585		1.3		K22
CMVR	Input Common Mode Voltage Range			±3.1		V
I _o	Output Current	Sourcing, $V_0 = 0 V$		±60		mA
Digital Cor	ntrol					
V _{IH}	Input Voltage High		2.0			V
V _{IL}	Input Voltage Low				0.8	V
V _{OH}	Output Voltage High			>2.4		V
V _{OL}	Output Voltage Low	1	-	<0.4		v

LMH6584/LMH6585

Symbol	Parameter 询"LMH6584"供应商	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units
T _s	Setup Time			8		ns
T _H	Hold Time			8		ns

LMH6584/LMH6585

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum output current (I_{OUT}) is determined by device power dissipation limitations.

Note 4: The maximum power dissipation is a function of $T_{J(MAX)}$ and θ_{JA} . The maximum allowable power dissipation at any ambient temperature is

 $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC Board.

Note 5: Electrical Table values apply only for factory testing conditions at the temperature indicated. No guarantee of parametric performance is indicated in the electrical tables under conditions different than those tested.

Note 6: Slew Rate is the average of the rising and falling edges.

Note 7: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 8: Room Temperature limits are 100% production tested at 25°C. Device self heating results in $T_J \ge T_A$, however, test time is insufficient for T_J to reach steady state conditions. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. **Note 9:** Negative input current implies current flowing out of the device.


Note 10: Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

Note 11: This parameter is guaranteed by design and/or characterization and is not tested in production.

Ordering Information

Package Part Number		Package Marking	Transport Media	NSC Drawing	
144 Din LOED	LMH6584VV	LMH6584VV	60 Units/Trav		
144-Pin LQFP	LMH6585VV	LMH6585VV	of Offits/ Hay	VNG144C	

查 **周lock and Gonge**ction Diagram





Top View


LMH6584/LMH6585

Typical Performance Characteristics LMH6584


Unless $\overline{a_{\text{H}}}$ $\overline{b_{\text{H}}}$ $\overline{b_{\text{$ perature extremes.











1000

30045028

1000

30045029

V+ = 3.3V


V- = -3.3V

2.5

30045031

1.5





V+ = 3.3V V- = -3.3V

100

30045013

80

-1.0

-1.5 L 0


R_L = 50Ω


20

40

60


TIME (ns)













30045014


www.national.com

perature extremes.




Small Signal Frequency Response







2 V_{PP} Frequency Response



Small Signal Frequency Response



Group Delay



Application Information 查询"LMH6584"供应商

INTRODUCTION


The LMH6584/LMH6585 are high speed, fully buffered, non blocking, analog crosspoint switches. Having fully buffered inputs allow the LMH6584/LMH6585 to accept signals from low or high impedance sources without the worry of loading the signal source. The fully buffered outputs will drive 75 Ω or 50 Ω back terminated transmission lines with no external components other than the termination resistor. When disabled, the outputs are in a high impedance state. The LMH6584/LMH6585 can have any input connected to any (or all) output (s). Conversely, a given output can have only one associated input.


INPUT AND OUTPUT EXPANSION

The LMH6584/LMH6585 have high impedance inactive states for both inputs and outputs allowing maximum flexibility for Crosspoint expansion. In addition the LMH6584/LMH6585 employ diagonal symmetry in pin assignments. The diagonal symmetry makes it easy to use direct pin to pin vias when the parts are mounted on opposite sides of a board. As an example two LMH6584/LMH6585 chips can be combined on one board to form either an 32 x 32 crosspoint or a 64 x 16 crosspoint. To make a 32 x 32 cross-point all 32 input pins would be tied together (Input 0 on side 1 to input 31 on side 2 and so on) while the 16 output pins on each chip would be left separate. To make the 64 x 16 crosspoint, the 16 outputs would be tied together while all 64 inputs would remain independent. In the 64 x 16 configuration it is important not to have two connected outputs active at the same time. With the 32 x 32 configuration, on the other hand, having two connected inputs active is a valid state. Crosspoint expansion as detailed above has the advantage that the signal path has only one crosspoint in it at a time. Expansion methods that have cascaded stages will suffer bandwidth loss far greater than the small loading effect of parallel expansion.

Output expansion is very straight forward. Connecting the inputs of two crosspoint switches has a very minor impact on performance. Input expansion requires more planning. As show in *Figure 1* and *Figure 2* there are two ways to connect the outputs of the crosspoint switches. In *Figure 2* the crosspoint switch outputs are connected directly together and share one termination resistor. This is the easiest configuration to implement and has only one drawback. Because the disabled output of the unused crosspoint (only one output can be active at a time) has a small amount of capacitance, the frequency response of the active crosspoint will show peaking.

As illustrated in *Figure 1* each crosspoint output can be given its own termination resistor. This results in a frequency response nearly identical to the non expansion case. There is one drawback for the gain of 2 crosspoint, and that is gain error. With a 75 Ω termination resistor the 1250 Ω resistance of the disabled crosspoint output will cause a gain error. In order to counteract this the termination resistors of both crosspoints should be adjusted to approximately 71 Ω . This will provide very good matching, but the gain accuracy of the system will now be dependent on the process variations of the crosspoint resistors which have a variability of approximately ±20%.








FIGURE 3. Input Expansion with Separate Termination Resistors


DRIVING CAPACITIVE LOADS

Capacitive output loading applications will benefit from the use of a series output resistor R_{OUT} . Capacitive loads of 5 pF to 120 pF are the most critical, causing ringing, frequency response peaking and possible oscillation. As starting values, a capacitive load of 5 pF should have around 75 Ω of isolation resistance. A value of 120 pF would require around 12 Ω . When driving transmission lines the 50 Ω or 75 Ω matching resistor normally provides enough isolation.

USING OUTPUT BUFFERING TO ENHANCE RELIABILITY

The LMH6584/LMH6585 crosspoint switch can offer enhanced reliability with the use of external buffers on the outputs. For this technique to provide maximum benefit a very high speed amplifier such as the LMH6703 should be used, as shown in *Figure 4*.

The advantage offered by using external buffers is to reduce thermal loading on the crosspoint switch. This reduced die temperature will increase the life of the crosspoint. Another advantage is enhanced ESD reliability. It is very difficult to build high speed devices that can withstand all possible ESD events. With external buffers the crosspoint switch is isolated from ESD events on the external system connectors.



In the example in *Figure* 4 the resistor R_L is required to provide a load for the crosspoint output buffer. Without R_Lexcessive frequency response peaking is likely and settling times of transient signals will be poor. As the value of R_L is reduced the bandwidth will also go down. The amplifier shown in the example is an LMH6703 this amplifier offers high speed and flat bandwidth. Another suitable amplifier is the LMH6702. The LMH6702 is a faster amplifier that can be used to generate high frequency peaking in order to equalize longer cable lengths. If board space is at a premium the LMH6739 or the LMH6734 are triple selectable gain buffers which require no external resistors.

CROSSTALK

When designing a large system such as a video router, crosstalk can be a very serious problem. Extensive testing in our lab has shown that most crosstalk is related to board layout rather than the crosspoint switch. There are many ways to reduce board related crosstalk. Using controlled impedance lines is an important step. Using well decoupled power and ground planes will help as well. When crosstalk does occur within the crosspoint switch itself it is often due to signals coupling into the power supply pins. Using appropriate supply bypassing will help to reduce this mode of coupling. Another suggestion is to place as much grounded copper as possible between input and output signal traces. Care must be taken, though, not to influence the signal trace impedances by placing shielding copper too closely. One other caveat to consider is that as shielding materials come closer to the signal trace the trace needs to be smaller to keep the impedance from falling too low. Using thin signal traces will result in unacceptable losses due to trace resistance. This effect becomes even more pronounced at higher frequencies due to the skin effect. The skin effect reduces the effective thickness of the trace as frequency increases. Resistive losses make crosstalk worse because as the desired signal is attenuated with higher frequencies crosstalk increases at higher frequencies.

DIGITAL CONTROL




FIGURE 5. Block Diagram

The LMH6584/LMH6585 has internal control registers that store the programming states of the crosspoint switch. The logic is two staged to allow for maximum programming flexibility. The first stage of the control logic is tied directly to the crosspoint switching matrix. This logic consists of one register for each output that stores the on/off state and the address of which input to connect to. These registers are not directly accessible which input to connect to. These registers are not directly accessible with the first, but set up as shift registers. These registers are accessed by the user via the serial input bus. As described further below, there are two modes for programing the LMH6584/LMH6585, Serial Mode and Addressed Mode.

The LMH6584/LMH6585 are programmed via a serial input bus with the support of four other digital control pins. The serial bus consists of a clock pin (CLK), a serial data in pin (D_{IN}), and a serial data out pin (D_{OUT}). The serial bus is gated by a chip select pin (CS). The chip select pin is active low. While the chip select pin is high all data on the serial input pin and clock pins is ignored. When the chip select pin is brought low the internal logic is set to begin receiving data by the first positive transition (0 to 1) of the clock signal. The chip select pin must be brought low at least 5 ns before the first rising edge of the clock signal. The first data bit is clocked in on the next negative transition (1 to 0) of the clock signal. All input data is read from the bus on the negative edge of the clock signal. Once the last valid data has been clocked in, the chip select pin must go high then the clock signal must make at least one more low to high transition. Otherwise invalid data will be clocked into the chip. The data clocked into the chip is not transferred to the crosspoint matrix until the CFG pin is pulsed high. This is the case regardless of the state of the MODE pin. The CFG pin is not dependent on the state of the chip select pin. If no new data is clocked into the chip subsequent pulses on the CFG pin will have no affect on device operation.

The programming format of the incoming serial data is selected by the MODE pin. When the MODE pin is HIGH the crosspoint can be programmed one output at a time by entering a string of data that contains the address of the output that is going to be changed (Addressed Mode). When the MODE pin is LOW the crosspoint is in Serial Mode. In this mode the crosspoint accepts a 40 bit array of data that programs all of the outputs. In both modes the data fed into the chip does not change the chip operation until the configure pin is pulsed high. The configure and mode pins are independent of the chip select pin.

THREE WIRE VS. FOUR WIRE CONTROL

There are two ways to connect the serial data pins. The first way is to control all four pins separately, and the second op-


tion is to connect the CFG and the CS pins together for a three wire interface. The benefit of the four wire interface is that the chip can be configured independently of the CS pin. This would be an advantage in a system with multiple crosspoint chips where all of them could be programmed ahead of time and then configured simultaneously. The four wire solution is also helpful in a system that has a free running clock on the CLK pin. In this case, the CS pin needs to be brought high after the last valid data bit to prevent invalid data from being clocked into the chip.

The three wire option provides the advantage of one less pin to control at the expense of having less flexibility with the configure pin. One way around this loss of flexibility would be if the clock signal is generated by an FPGA or microcontroller where the clock signal can be stopped after the data is clocked in. In this case the Chip Select function is provided by the presence or absence of the clock signal.

SERIAL PROGRAMMING MODE

Serial programming mode is the mode selected by bringing the MODE pin low. In this mode a stream of 96-bits programs all 16 outputs of the crosspoint. The data is fed to the chip as shown in the Serial Mode Data Frame tables below (four tables are shown to illustrate the pattern). The tables are arranged such that the first bit clocked into the crosspoint register is labeled bit number 0. The register labeled Load Register in the block diagram is a shift register. If the chip select pin is left low after the valid data is shifted into the chip and if the clock signal keeps running then additional data will be shifted into the register, and the desired data will be shifted out.

Also illustrated are the timing relationships for the digital pins in the Timing Diagram for Serial Mode shown below. It is important to note that all the pin timing relationships are important, not just the data and clock pins. One example is that the Chip Select pin (CS) must transition low before the first rising edge of the clock signal. This allows the internal timing circuits to synchronize to allow data to be accepted on the next falling edge. After the final data bit has been clocked in, the chip select pin must go high, then the clock signal must make at least one more low to high transition. As shown in the timing diagram, the chip select pin state should always occur while the clock signal is low. The configure (CFG) pin timing is not so critical, but it does need to be kept low until all data has been shifted into the crosspoint registers.



Timing Diagram for Serial Mode

30045009

Serial Mode Data Frame (First Two Words)

Output 0					Output 1						
Input Add	nput Address				On = 0	Input Address					On = 0
LSB				MSB	Off = 1	LSB				MSB	Off = 1
0	1	2	3	4	5	6 7 8 9 10			11		

Off = TRI-STATE®, Bit 0 is first bit clocked into device.

Serial Mode Data Frame (Continued)

Output 2					Output 3						
Input Add	Input Address				On = 0	Input Address					On = 0
LSB				MSB	Off = 1	LSB				MSB	Off = 1
12	13	14	15 16 17 18 19 20 21 22				22	23			

Serial Mode Data Frame (Continued)

Output 12					Output 13						
Input Add	Input Address				On = 0	Input Address					On = 0
LSB				MSB	Off = 1	LSB				MSB	Off = 1
72	73	74	75 76 77 78 79 80 81 82				82	83			

Serial Mode Data Frame (Last Two Words)


Output 14					Output 15						
Input Add	Input Address				On = 0	Input Address					On = 0
LSB				MSB	Off = 1	LSB				MSB	Off = 1
84	85	86	87	88	89	90	91	92	93	94	95

Bit 39 is last bit clocked into device.

ADDRESSED PROGRAMMING MODE

Addressed forder the data format is shown in the table titled Addressed Mode Word Format.

Also illustrated are the timing relationships for the digital pins in the Timing Diagram for Addressed Mode. It is important to note that all the pin timing relationships are important, not just the data and clock pins. One example is that the Chip Select pin (CS) must transition low before the first rising edge of the clock signal. This allows the internal timing circuits to synchronize to allow data to be accepted on the next falling edge. After the final data bit has been clocked in, the chip select pin must go high, then the clock signal must make at least one more low to high transition. As shown in the timing diagram, the Chip Select pin state should always occur while the clock signal is low. The configure (CFG) pin timing is not so critical, but it does need to be kept low until all data has been shifted into the crosspoint registers.



Timing Diagram for Addressed Mode

30045010

Addressed Mode Word Format


Output Address				Input Address					TRI-
									STATE
LSB			MSB	LSB				MSB	1 = TRI- STATE 0 = On
0	1	2	3	4	5	6	7	8	9

Bit 0 is first bit clocked into device.

DAISY CHAIN OPTION IN SERIAL MODE

The LMHOROMONAN (MADE Report daisy chaining of the serial data stream between multiple chips. This feature is available only in the Serial Programming Mode. To use this feature serial data is clocked into the first chip D_{IN} pin, and the next chip D_{IN} pin is connected to the D_{OUT} pin of the first chip. Both chips may share a Chip Select signal, or the second chip can be enabled separately. When the Chip Select pin goes low on both chips a double length word is clocked into the first chip. As the first word is clocking into the first chip, the second chip is receiving the data that was originally in the shift register of

the first chip (invalid data). When a full 96 bits have been clocked into the first chip the next clock cycle begins moving the first frame of the new configuration data into the second chip. With a full 192 clock cycles both chips have valid data and the Chip Select pin of both chips should be brought high to prevent the data from overshooting. A configure pulse will activate the new configuration on both chips simultaneously, or each chip can be configured separately. The mode, Chip Select, configure, and clock pins of both chips can be tied together and driven from the same sources.



SPECIAL CONTROL PINS

Timing Diagram for Daisy Chain Operation

The LMH6584/LMH6585 have two special control pins that function independent of the serial control bus. One of these pins is the reset (RST) pin. The RST pin is active high meaning that at a logic 1 level the chip is configured with all outputs disabled and in a high impedance state. The RST pin programs all the registers with input address 0 and all the outputs are turned off. In this configuration the device draws only 40 mA. The reset pin can be used as a shutdown function to reduce power consumption. The other special control pin is the broadcast (BCST) pin. The BCST pin is also active high and sets all the outputs to the on state connected to input 0. Both of these pins are level sensitive and require no clock signal. The two special control pins overwrite the contents of the configuration register.

THERMAL MANAGEMENT

The LMH6584/LMH6585 are high performance device that produces a significant amount of heat. With a ±5V supply, the LMH6584/LMH6585 will dissipate approximately 2W of idling power with all outputs enabled. Idling power is calculated based on the typical supply current of 200 mA and a 10V supply voltage. This power dissipation will vary within the range of 1.8W to 2.2W due to process variations. In addition, each equivalent video load (150 Ω) connected to the outputs

should be budgeted 30 mW of power. For a typical application with one video load for each output this would be a total power of 2.5W. With a typical θ_{JA} of 22°C/W this will result in the silicon being 55°C over the ambient temperature. A more aggressive application would be two video loads per output which would result in 3W of power dissipation. This would result in a 66°C temperature rise. The QFP package thermal performance can be significantly enhanced with an external heat sink and by providing for moving air ventilation. Also, be sure to calculate the increase in ambient temperature from all devices operating in the system case. Because of the high power output of this device, thermal management should be considered very early in the design process. Generous passive venting and vertical board orientation may avoid the need for fan cooling provided a large heat sink is used. Also, the LMH6584/LMH6585 can be operated with a ±3.3V power supply. This will cut power dissipation substantially while only reducing bandwidth by about 10% (2 $V_{\rm PP}$ output). The LMH6584/LMH6585 are fully characterized and factory tested at the ±3.3V power supply condition for applications where reduced power is desired.

The recommended heat sink is AAVD/Thermalloy part # 375024B60024G. This heat sink is designed to be used with solder anchors #125700D00000G. This heat sink is larger then the LMH6584/LMH6585 package in order to provide

maximum heat dissipation, a smaller heat sink can be selected if for a difference of the heat sink will reduce the θ_{JA} from 22°C/W to approximately 11°C/W. Using a fan will increase the effectiveness of the heat sink considerably by reducing θ_{JA} to approximately 5°C/W. When doing thermal design it is important to note that everything from board layout to case material and case venting will impact the actual θ_{JA} of the total system. The θ_{JA} specified in the datasheet is for a typical board layout with external case enclosing the board.





FIGURE 6. Maximum Dissipation vs. Ambient Temperature

PRINTED CIRCUIT LAYOUT

Generally, a good high frequency layout will keep power supply and ground traces away from the input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information). If digital control lines must cross analog signal lines (particularly inputs) it is best if they cross perpendicularly. National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization National Semiconductor offers an evaluation board which can be found on the LMH6584 and LMH6585 Product Folder.



查询"LMH6584"供应商

Notes

查询"LMH6584"供应商

Notes

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench		
Audio	www.national.com/audio	Analog University	www.national.com/AU		
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes		
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts		
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green		
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging		
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality		
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns		
Power Management	www.national.com/power	Feedback	www.national.com/feedback		
Switching Regulators	www.national.com/switchers				
LDOs	www.national.com/ldo				
LED Lighting	www.national.com/led				
PowerWise	www.national.com/powerwise				
Serial Digital Interface (SDI)	www.national.com/sdi				
Temperature Sensors	www.national.com/tempsensors				
Wireless (PLL/VCO)	www.national.com/wireless				

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



Americas Technical Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tei: +49 (0) 180 5010 771 English Tei: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com