74ACT11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

· 询"74ACT11074N"供应商

SCAS498A - DECEMBER 1986 - REVISED APRIL 1996

- Inputs Are TTL-Voltage Compatible
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (N)

D, DB, OR N PACKAGE (TOP VIEW)



description

This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements are transferred to the outputs on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The 74ACT11074 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

	11.	INP	OUTPUTS				
I	PRE	CLR	CLK	D	Q	Q	
	L	Н	Х	Χ	Н	L	
	Н	L	X	Χ	L	Н	
	L	L	X	Χ	H [†]	H [†]	
	Н	Н	\uparrow	Н	Н	L	
	Н	Н	\uparrow	L	L	Н	
	Н	Н	L	X	Q ₀	\overline{Q}_0	

† This configuration is unstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated



74ACT11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCASASIA PIPECA MBER 1989 4 REVIDED APRIL 1996

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): D packa	age1.25 W
DB paci	kage 0.5 W
N packa	age 1.1 W
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
V_{IL}	Low-level input voltage		0.8	V
٧ı	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
IOH	High-level output current		-24	mA
loL	Low-level output current		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	-40	85	°C



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SCAS498A - DECEMBER 1986 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
	loυ = -50 μΔ	4.5 V	4.4			4.4		
	IOH = -50 μA		5.4			5.4		
Voн	Jan. 24 mA	4.5 V	3.94			3.8		V
	I _{OH} = -24 mA		4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	Ι _{ΟL} = 50 μΑ				0.1		0.1	
					0.1		0.1	
VoL	I _{OL} = 24 mA	4.5 V			0.36		0.44	V
		5.5 V			0.36		0.44	
	I _{OL} = 75 mA [†]						1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μΑ
Δl _{CC} ‡	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1	mA
C _i	V _I = V _{CC} or GND	5 V		3.5				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1)

				T _A = 25°C		MAX	UNIT	
			MIN	MAX	MIN	IVIAA	ONT	
fclock	Clock frequency		0	100	0	100	MHz	
ſ.	Dulas duration	PRE or CLR low	5		5		20	
t _W	Pulse duration CLK low or high	5		5		ns		
		Data high or low	4.5		4.5			
t _{su}	Setup time before CLK↑ PRE or CLR inactive		2		2		ns	
t _h	Hold time after CLK↑		0		0		ns	

switching characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T _A = 25°C			MIN MAX	UNIT	
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WIAA	ONIT
f _{max}			100	125		100		MHz
^t PLH	DDE or CLD	Q or $\overline{\mathbb{Q}}$	1.5	5.7	8.9	1.5	9.6	ns
^t PHL	PRE or CLR	QorQ	1.5	6.6	11.3	1.5	12.5	115
t _{PLH}	CLK	Q or Q	1.5	6	8.5	1.5	9.4	ns
^t PHL		Q 01 Q	1.5	5.7	8	1.5	8.8	115

operating characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER		TEST CON	TYP	UNIT	
C _{pd}	Power dissipation capacitance per flip-flop	C _L = 50 pF,	f = 1 MHz	30	pF



[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

SCASASANITATION OF THE STATE OF THE SCAN SERVICE SCAN SER

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



查询"74ACT11074N"供应商

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated