LTR									REVIS	IONS										
			,		[	DESCF	RIPTIC	N					D/	ATE (Y	/R-MO-	DA)		APP	ROVE	)
A <u>查</u> 论	t <sub>BI</sub>	oc, a Al Isiti	nd to so d vity	APS· lelet par	斯典爾arameters t <sub>BAA</sub> , t <sub>BDA</sub> , ps. Deleted parameters t <sub>CDR</sub> and leted electrostatic discharged paragraph from drawing. Editorial ughout.						1989 NOV 08				М.7	A. Fr	ye			
В	Add	l foo	tnot	type e 3 hang	to t	able	Ι,	para					1	991	JULY	23	М. А	M.A. Frye		
C	617 thr Rea	72 a ough d wi	s so 16 <u>.</u> th B	ource <u>A</u> d SUSY	07 through 16. Add vendor CAGE 1993 SEPT 10 arce of supply to devices 07  Add t <sub>WC</sub> , t <sub>WP</sub> , t <sub>DW</sub> , t <sub>DH</sub> , t <sub>APS</sub> to JSY cycle waveform. Editorial bughout.						M.A	M.A. Frye								
D				tlin hang		_			lerp	Late.			9	6-12	-09		Ray Monnin			
REV																				
REV SHEET																				
SHEET	D	D 10	D	D 10	D 10	D	D	D	D	D	D									
SHEET REV SHEET	15	D 16	D 17	18	19	D 20	21	22	23	24	25	D	D	D	D	D	D	D	D	
	15 S			18 RE <sup>\</sup>	19		<u> </u>	<u> </u>				D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	
SHEET REV SHEET REV STATU	15 S			18 RE\ SHI	19 V	20 BY	21 D	22 D	23 D	24 D	25 D 5		7	8 JPPL	9 Y CEN	10	11 COLU	12	13	_
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO	15 NDA OCIR	16 RD CUI	17	18 RE' SHI PRE Jan	19 V EET	20 D BY Jamiso	21 D	22 D	23 D	24 D	25 D 5	6	7	8 JPPL	9 Y CEN	10	11 COLU	12	13	_
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DRA	NDA OCIR	RD CUI'	17 T	18 RE' SHI PRE Jan CHE Cha	19 V EET PAREI	20 D BY Jamiso BY eusing	21 D	22 D	23 D	24 D 4	25 D 5	6	7 ISE SI COL	8 UPPL' UMB	9 Y CEN US, O	10 ITER (	11 COLU 3216	12 MBUS	13	1
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWI FOR L	NDA OCIR WIN NG IS A ISE BY RTMEN NCIES (	RD CUI' IG	17  T  BLE	18 REY SHI PRE Jan CHE Cha	19 V EET PARECINES E CKED arles Rovei	20 D BY Jamiso BY eusing D BY Frye	21 D	22 D	23 D	24 D 4	D 5	6  RCUI  RT S  CAG	7 ISE SI COL TS, M RAM,	8 UPPLUMB IEMO MON	9 Y CEN US, O	10  ITER ( HIO 4	11 COLUI 3216 AL, C	MBUS	13 2K X	1
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWI FOR L DEPA AND AGE	NDA OCIR AWIN NG IS A ISE BY INT OF I	RD CUI' IG	17  T  BLE	18 RE'SHI PRE Jan CHE Cha	19 V EET PAREI nes E CKED arles Ro	D BY Jamiso BY eusing D BY Frye APPRO 88-1	21 D 1	22 D	23 D	24 D 4	25 D 5	6  RCUI  RT S  CAG	7 COL TS, M	8 UPPLUMB IEMO MON	9 Y CEN US, O	10  ITER ( HIO 4	11 COLU 3216	MBUS	13 2K X	1

DESC FORM 193

JUL 94


<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

5962-E030-97

9004708 0025775 136

#### 1. SCOPE

- 1.1 Scope of his drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRE-38535, appendix A.
  - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number 1/	Circuit function	Access time
01,07		2K X 16 dual port CMOS SRAM (master)	90 ns
02,08		2K X 16 dual port CMOS SRAM (slave)	90 ns
03,09		2K X 16 dual port CMOS SRAM (master)	70 ns
04,10		2K X 16 dual port CMOS SRAM (slave)	70 ns
05,11		2K X 16 dual port CMOS SRAM (master)	55 ns
06,12		2K X 16 dual port CMOS SRAM (slave)	55 ns
13		2K X 16 dual port CMOS SRAM (master)	45 ns
14		2K X 16 dual port CMOS SRAM (slave)	45 ns
15		2K X 16 dual port CMOS SRAM (master)	35 ns
16		2K X 16 dual port CMOS SRAM (slave)	35 ns

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	See figure 1	68	dual-in-line
Υ	CQCC1-N68	68	square leadless chip carrier
Z	CMGA3-PN	68	pin grid array 2/
U	See figure 1	68	flat pack

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings.

Supply voltage range	-0.5 V dc to +7.0 V dc -0.5 V dc to +6.0 V dc 50 mA -65°C to +150°C
Storage temperature range	2.0 W +260° C
Thermal resistance, junction-to-case $(\Theta_{JC})$ : Case X  Cases Y and Z  Case U  Junction temperature $(T_J)$	37°C/W See MIL-STD-1835 6°C/W +150°C <u>3</u> /

- 1/ Generic numbers are listed on the Standard Microcircuit Source Approval Bulletin at the end of this document and will also be listed in MIL-HDBK-103.
- 2/ The actual number of pins is 121, but the number of pins being used is 68. (See figure 2, case outline Z).
- 3/ Maximum junction temperature may be increased to +175°C during burn-in and steady-state life.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 2

DESC FORM 193A JUL 94

**9**004708 0025776 072 빼

1.4 Recommended operating conditions.

ShipBly(/plage(50ge)(X)(b)(於 応 商 High level input voltage range (V <sub>III</sub> ) Low level input voltage range (V <sub>II</sub> )	4.5 V dc to 5.5 V dc
High level input voltage range (V <sub>III</sub> )	2.2 V dc to 6.0 V dc
Low level input voltage range (V <sub>II</sub> )	-0.5 V dc to +0.8 V dc 4/
Case operating temperature range (T <sub>C</sub> )	-55°C to +125°C

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

**SPECIFICATION** 

**MILITARY** 

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

**STANDARDS** 

**MILITARY** 

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

**HANDBOOKS** 

**MILITARY** 

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

 $4/V_{\parallel}$  (min) = -3.0 V dc for pulse width less than 20 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	3

DESC FORM 193A JUL 94

9004708 0025777 TO9 📟

- 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 2.
- 3.2 Fruth tables 6 The truth tables shall be as specified on figure 3.
- 3.2.3 Block diagram. The block diagram shall be as specified on figure 4.
- 3.2.4 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein and figure 1.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
  - 4. QUALITY ASSURANCE PROVISIONS
  - 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	4

9004708 0025778 945

查询"5962-886650 <sup>-</sup>	1XX"(# Symbol	Cone	ditions	Group A	Device	Li	mits	Unit
		-55°C ≤ T V <sub>CC</sub> = 4. unless other	C ≤ +125°C 5 V to 5.5 V rwise specified	subgroups	types	Min	Max	
Output high voltage	V <sub>ОН</sub>	V <sub>CC</sub> = 4.5 V, I V <sub>IL</sub> = 0.8 V, V <sub>I</sub>	OH = -4.0 mA, IH = 2.2 V	1, 2, 3	All	2.4		V
Output low voltage	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, V <sub>IL</sub> = 0.8 V, V <sub>II</sub> = 2.2 V	1/O <sub>0</sub> - 1/O <sub>15</sub> 1 <sub>OL</sub> = 4.0 mA	1, 2, 3	All		0.4	V
		VIH - 2.2 V	BUSY I <sub>OL</sub> = 16 mA	1, 2, 3	01,03, 05,07, 09,11, 13,15		0.5	V
Input leakage current	141	V <sub>CC</sub> = 5.5 V, GND ≤ V <sub>IN</sub> ≤ V	v <sub>cc</sub>	1, 2, 3	All		5.0	μА
Output leakage current	I <sub>LO</sub>	$V_{CC} = 5.5 \text{ V},$ $GND \leq V_{OUT}$	CE = V <sub>IH</sub> , ≤ V <sub>CC</sub>	1, 2, 3	All		5.0	μА
Dynamic operating current (both ports active)	lcc	V <sub>CC</sub> = 5.5 V, 0 f = f <sub>max</sub> 1/, ou	CE = V <sub>IL</sub> ,	1, 2, 3	01-04		240	_ mA
		$T = T_{\text{max}} \frac{1}{2}$ , outputs open			05,06		260	
					07-10		280	
					11,12		285	
					13,14		290	-
			<del></del>		15,16 01-04,		295	
Standby power supply current (both ports,	I <sub>SB1</sub>	$V_{CC} = 5.5 V,$		1, 2, 3	07-10 05,06,		65	_ mA
TTL input levels)		CE <sub>L</sub> and CE <sub>R</sub>	≥ V <sub>IH</sub> ,		11-14		70	
		$f = f_{MAX} 1$	CE <sub>L</sub> and CE <sub>R</sub> ≥ V <sub>IH</sub> , i = i <sub>MAX</sub> <u>1</u> /		15,16		75	
Standby power supply	I <sub>SB2</sub>	V <sub>CC</sub> = 5.5 V, (	CE, or CE	1, 2, 3	01-04		150	mA
current (one port, TTL input levels)	SB2	≥ ∨լш,		-, -, -	05,06		160	
i i L iliput levels)		f = f <sub>MAX</sub> 1/, a outputs open	ouve port					-
					07-10		180	-
					11-14		190	-
					15,16		200	
See footnotes at end of ta	ble.							
	<u> </u>			SIZE		<del></del>		
	TANDARD RCUIT DR			Α			59	962-8866
DEFENSE SUPP	LY CENTE			F	REVISION L	EVEL	SHE	ET

9004708 0025779 881 📟

	TAB	LE I. Electrical performan	ce characteristic	s - continued.			
查询"5962-886650	1XX"供应	/商 Conditions	Group A Subgrou		Limits		Unit
		-55° C ≤ T <sub>C</sub> ≤ +125° C V <sub>CC</sub> = 4.5 V to 5.5 V unless otherwise specif	fied	урсо	Min	Max	
Full standby power supply current (both	I <sub>SB3</sub>	V <sub>CC</sub> = 5.5 V, f = 0 <u>1</u> /,	1, 2, 3	All		10	mA
ports, CMOS input levels)		$\overline{CE}_L$ and $\overline{CE}_R \ge V_{CC} - 0$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } \le 0$	.2 V, .2 V				
Full standby power	I <sub>SB4</sub>	V <sub>CC</sub> = 5.5 V, f <sub>max</sub> <u>1</u> /,	1, 2, 3	01,02		135	_ mA
supply current (one port, CMOS input levels)		$CE_L$ or $CE_R \ge V_{CC} - 0.2 V_{N} \ge V_{CC} - 0.2 V_{OC}$ active port outputs open	2 V,	03,04		140	-
		active port outputs open	.z v,	05,06		150	_
				07-10		170	_
				11-14		180	_
				15,16		190	
V <sub>CC</sub> for data retention	V <sub>DR</sub>	CE ≥ V <sub>CC</sub> - 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V	1, 2, 3	All	2.0		V
Data retention current	ICCDR		1, 2, 3	All		4.0	mA
Input leakage <u>2</u> / current (data retention mode)	iLi		1, 2, 3	01-06		2.0	μА
Input capacitance	c <sub>IN</sub>	V <sub>CC</sub> = 5.0 V, V <sub>I/O</sub> = 0 V, f = 1.0 MHz, T <sub>A</sub> = +25°C see 4.3.1c	, 4	All		11	pF
Output capacitance	COUT	V <sub>CC</sub> = 5.0 V, V <sub>I/O</sub> = 0 V, f = 1.0 MHz, T <sub>A</sub> = +25°C see 4.3.1c	, 4	All		11	pF
Functional tests		See 4.3.1d	7, 8A, 8I	B All			
Read cycle time	1.	See figures 5 and 6 3/	9, 10, 1	01,02, 1 07,08	90		ns
rread cycle lifte	t <sub>RC</sub>	Oce liguies 5 and 0 3/	9, 10, 1	03,04, 09,10	70		-
				05,06,			-
				11.12	55		-
				13,14	45		-
See footnotes at end of ta	hle	1		15,16	35		
occionides at end of ta	J.O.						
s	TANDARD		SIZE <b>A</b>			5	962-8866
MICROC DEFENSE SUPP COLUMBU		R COLUMBUS	7.	REVISION	LEVEL O	SHE	

■ 9004708 0025780 5T3 ■

TABLE I. Electrical performance characteristics - continued. 查询"5962-8866501XX"供应商 Conditions Group A Device Limits Unit  $-55^{\circ}$  C  $\leq$  T<sub>C</sub>  $\leq$  +125° C V<sub>CC</sub> = 4.5 V to 5.5 V subgroups types Min Max unless otherwise specified 01,02, 90 ns Address access time t<sub>AA</sub> See figures 5 and 6 3/ 9, 10, 11 07,08 03,04, 09,10 70 05,06, <u>55</u> 11,12 13,14 45 15,16 35 01,02, 9, 10, 11 Output hold from See figures 5 and 6 3/ 07,08 10 ns t<sub>OH</sub> 03-06, address change 09-16 0 01,02, 90 ns See figures 5 and 6 3/ Chip enable access time 9, 10, 11 <sup>t</sup>ACE <u>07,08</u> 03,04, 70 09,10 05,06, 55 11,12 13,14 45 15.16 01-04, 40 ns 07<u>-10</u> 9, 10, 11 Output enable access See figures 5 and 6 3/ <sup>t</sup>AOE 05,06, time 11-12 35 25 13,14 20 15,16 Output low Z time t<sub>LZ</sub> See figures 5 and 6 2/4/ 9, 10, 11 01-12 5.0 ns 13-16 0 01,02, ns Output high Z time See figures 5 and 6 2/4/ 9, 10, 11 07,08 40 t<sub>HZ</sub> 03,04, 09,10 35 05,06, 20 <u>11-16</u> ΑII 0 See figures 5 and 6 2/3/ 9, 10, 11 Chip enable to power-up ns t<sub>PU</sub> time 9, 10, 11 ΑII 50 Chip disable to See figures 5 and 6 2/3/ ns <sup>t</sup>PD power-down time See footnotes at end of table. SIZE **STANDARD** 5962-88665 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS** REVISION LEVEL SHEET **COLUMBUS, OHIO 43216-5000** D 7

DESC FORM 193A JUL 94

📟 9004708 0025781 43T 📟

查询"5962-88665	501XX"供	<del>立商</del> Conditions	Group A	Device	Limits		Unit
		$-55^{\circ}$ C ≤ T <sub>C</sub> ≤ +125°C V <sub>CC</sub> = 4.5 V to 5.5 V unless otherwise specified	subgroups	types	Min	Max	
Write cycle time <u>5</u> /	t <sub>WC</sub>	See figures 5 and 7 3/	9, 10, 11	01,02, 07,08	90	·	ns
				03,04, 09.10	70		_
				05,06, 11,12	55		
				13,14	45		_
				15,16	35		
Chip enable to end	t <sub>EW</sub>	See figures 5 and 7 3/	9, 10, 11	01,02, 07,08	85		ns
of write	1 -EVV			03,04,			-
	1			09,10 05,06,	50		-
				11,12	40		_
				13,14	30		_
				15,16	25		
Address valid to end of write				01,02,			
	t <sub>AW</sub>	See figures 5 and 7 3/	9, 10, 11	07,08 03,04,	85		ns
				09,10	50		_
				05,06, 11,12	40		_
				13,14	30		-
				15,16	25		
Address setup time	tAS	See figures 5 and 7 3/	9, 10, 11	All	0		ns
Write pulse width	<b>.</b>	See figures 5 and 7 3/	9, 10, 11	01,02, 07,08	55		ns
Write puise width	t <sub>WP</sub>	See ligures 5 and 7 3/	9, 10, 11	03,04,	35		- 115
_				09,10	50		_
				05,06, 11,12	40		_
				13,14	30		_
				15,16	25		
Write recovery time	t <sub>WR</sub>	See figures 5 and 7 3/	9, 10, 11	All	0		ns
				01,02,			<del>                                     </del>
Data valid to end of write	t <sub>DW</sub>	See figures 5 and 7 3/	9, 10, 11	07-08 03,04,	30	+	_ ns
				09,10	25	<del> </del>	_
				05,06, 11-16	20		
See footnotes at end of t	able.	· —————	,	, —			
	<b>A</b>		SIZE				
	STANDARE CIRCUIT DR		A			5	962-8866
DEFENSE SUP	PLY CENTE	ER COLUMBUS		REVISION I	EVEL	SHE	ET
COLUMBI	US, OHIO 4:	3276-5000			`	ı	8

9004708 0025782 376

TABLE I. Electrical performance characteristics - continued. 查询"5962-8866501) Conditions Group A Device Limits Unit  $-55^{\circ}$  C  $\leq$  T<sub>C</sub>  $\leq$  +125° C V<sub>CC</sub> = 4.5 V to 5.5 V subgroups types Min Max unless otherwise specified 01-04, Output high Z time See figures 5 and 7 2/4/ 9, 10, 11 07-10 25 t<sub>HZ</sub> ns 05,06, 20 <u>11-16</u> Data hold time 7/ See figures 5 and 7 3/ 9, 10, 11 01-14 5.0 ns <sup>t</sup>DH 15,16 0 01-04, Write enable to See figures 5 and 7 2/4/ 9, 10, 11 25 t<sub>WZ</sub> 07-10 ns output in high Z 05,06, 11-16 20 01-06, Output active 7/ See figures 5 and 7 2/4/ 9, 10, 11 0 tow <u> 15,16</u> ns from end of write 07-14 5 02,04, Write to BUSY 8/ See figures 5 and 8 3/ 9, 10, 11 06,08, 0 t<sub>WB</sub> ns 10,12, 14,16 02,04, Write hold after BUSY See figures 5 and 8 3/ 9, 10, 11 06,08, 30 t<sub>WH</sub> ns 9/ 10,12, 14 <u>25</u> 16 01,03, 9, 10, 11 **BUSY** access time to See figures 5 and 8 3/ 07,09 55 t<sub>BAA</sub> ns address 05,11 50 45 13 15 35 01,03, **BUSY** disable time to See figures 5 and 8 3/ 9, 10, 11 07,09 45 <sup>t</sup>BDA ns address 05,11, 13 40 15 30 **BUSY** access time to See figures 5 and 8 3/ 9, 10, 11 01,07 45 <sup>t</sup>BAC ns chip enable 03,05, 09,11 35 13 30 15 25 See footnotes at end of table. SIZE STANDARD 5962-88665 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 43216-5000** D 9

DESC FORM 193A JUL 94

**■ 9004708 0025783 202 ■** 

#### TABLE I. Electrical performance characteristics - continued.

查询"5962-886650 Test	Symbol Symbol	Conditions	Group A	Device	Li	imits	_ Unit
		-55° C ≤ T <sub>C</sub> ≤ +125° C V <sub>CC</sub> = 4.5 V to 5.5 V unless otherwise specified	subgroups	types	Min	Max	
BUSY disable time to	t <sub>BDC</sub>	See figures 5 and 8 3/	9, 10, 11	01,07		45	ns
chip enable				03,05, 09,11		30	
				13		25	_
				15		20	
Write pulse to	t <sub>WDD</sub>	See figures 5 and 8 3/	9, 10, 11	01,02, 07,08		100	ns
data delay <u>2</u> / <u>10</u> /				03,04, _09,10		90	_
				05,06, 11-14		80	_
				15,16		60	
Write data valid to	t <sub>DDD</sub>	See figures 5 and 8 3/	9, 10, 11	01,02, <u>07,08</u>		90	ns
read data delay 2/ <u>10</u> /				03,04, 09,10		70	_
		-		05,06		80	_
				11-14		55	_
				15,16		45	
BUSY disable to valid data	t <sub>BDD</sub>	See figures 5 and 8 3/	9, 10, 11	All		11/	ns
Arbitration priority	tAPS	See figures 5 and 8 3/	9, 10, 11	01,07	10		ns
setup time	7, 0	_		03,05, 09,11, 13,15	5.0		

At  $f = f_{MAX}$  address and data inputs are cycling at the maximum frequency of read cycles of  $1/t_{RC}$ . f = 0 means no input lines change.

May not be tested, but shall be guaranteed to the limits specified in table I.

For master/slave combination,  $t_{WC} = t_{BAA} + t_{WR} + t_{WP}$ .

Specified for OE at high.

10, 12, 14, and 16).

To ensure that a write cycle is completed after contention. Applicable to slave devices only (device types 02, 04, 06, 08, 10, 12, 14, and 16).

10/ Port to port delay through RAM cells from writing port to reading port.

 $\overline{11}$ /  $t_{BDD}$  is a calculated parameter and is the greater of 0,  $t_{WDD}$  -  $t_{WP}$  (actual), or  $t_{DDD}$  -  $t_{DW}$  (actual).

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-88665
		REVISION LEVEL D	SHEET <b>10</b>

DESC FORM 193A **JUL 94** 

9004708 0025784 149 📟


Test conditions assume signal transition times of 5.0 ns or less. Timing is referenced at input and output levels of 1.5 V and input pulse levels of 0 V to 3.0 V. Output loading is equivalent to the specified  $I_{OL}/I_{OH}$  with a load capacitance of 30 minutes are conditionally specified to the specified  $I_{OL}/I_{OH}$  with a load capacitance of 30 minutes are conditions.


Test conditions assume signal transition times of 5.0 ns or less. Transition is measured at steady-state high level of -500 mV or steady-state low level of +500 mV on the output from 1.5 V level on the input with a load capacitance of 5.0 pF (see figure 5).

The specification for t<sub>DH</sub> must be met by the device supplying write data to the RAM under all conditions. Although t<sub>DH</sub> and t<sub>OW</sub> values will vary over voltage and temperature the actual t<sub>DH</sub> will always be smaller than the actual t<sub>OW</sub>. To ensure that the write cycle is inhibited during contention. Applicable to slave devices only (device types 02, 04, 06, 08, 08, 08).

## Case outline X

# 查询"5962-8866501XX"供应商





Symbol	Inc	hes	Millin	neters
	Min	Max	Min	Max
Α	.085	.190	2.16	4.83
b	.014	.023	0.36	0.58
b1	.030	.060	0.76	1.52
C	.008	.015	0.20	0.38
D	2.380	2.440	60.45	61.98
E	.580	.610	14.73	15.49
E1	.590	.620	14.99	15.75

Symbol	inc	hes	Millin	neters
	Min	Max	Min	Max
е	.070	BSC	1.78	BSC
L	.125	.200	3.18	5.08
L1	.150		3.81	
Q	.020	.070	0.51	1.78
S	.030	.065	0.77	1.66
S1	.005		0.13	
S2	.005		0.13	

## NOTES:

- 1. Dimensions are in inches.
- 2. Metric equivalents are for general information only.

FIGURE 1. Case outlines.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE

A


SP62-88665

REVISION LEVEL
D

11

DESC FORM 193A JUL 94

9004708 0025785 085



Symbol	Inc	hes	Millin	neters
	Min	Max	Min	Max
Α	.080	.120	2.03	3.05
A1	.070	.090	1.78	2.29
В	.014	.021	0.36	0.53
С	.008	.012	0.20	0.30
D/E	1.640	1.870	41.66	47.50
D1/E1	.926	.970	23.52	24.64

Symbol	Inches		Millin	neters	
	Min Max		Min	Max	
D2/E2	.800	BSC	20.32	BSC	
е	.050	BSC	1.27 BSC		
L	.350	.450	8.89	11.43	
N	68				
ND	17				

### NOTES:

- 1. All dimensions are in inches.
- 2. Metric equivalents are given for general information only.
- 3. BSC Basic lead spacing between centers.4. Symbol "N" represents number of leads.

FIGURE 1. Case outlines - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	<b>12</b>

DESC FORM 193A JUL 94

■ 9004708 0025786 Tll **■** 

查询"5962

Device types	ALL	ALL	Device types	ALL	ALL
Case outlines ### Case Outlines ####################################	,,,,,, and U	Z	Case outlines	X, Y, and U	Z
Terminal number	Terminal sym		Terminal number	Terminal symbol	<u>1</u> /
1	1/0 <sub>0L</sub>	1/0 <sub>9L</sub>	35	GND <u>2</u> /	A <sub>5R</sub>
2	1/0 <sub>1L</sub>	1/0 <sub>10L</sub>	36	R/W <sub>RUB</sub>	A <sub>4R</sub>
3	1/0 <sub>2L</sub>	<sup>I/O</sup> 11L	37	R/W <sub>RLB</sub>	A <sub>3R</sub>
4	1/0 <sub>3L</sub>	1/0 <sub>12L</sub>	38	ōE <sub>R</sub>	A <sub>2R</sub>
5	1/0 <sub>4L</sub>	<sup>I/O</sup> 13L	39	A <sub>10R</sub>	A <sub>1R</sub>
6	1/O <sub>5L</sub>	1/0 <sub>14L</sub>	40	A <sub>9R</sub>	A <sub>OR</sub>
7	<sup>I/O</sup> 6L	<sup>I/O</sup> 15L	41	A <sub>8R</sub>	BUSYR
8	1/0 <sub>7L</sub>	V <sub>CC</sub> 2/	42	A <sub>7R</sub>	CER
9	1/0 <sub>8L</sub>	GND <u>2</u> /	43	A <sub>6R</sub>	CEL
10	1/0 <sub>9L</sub>	1/0 <sub>0R</sub>	44	A <sub>5R</sub>	BUSYL
11	1/O <sub>10L</sub>	<sup>I/O</sup> 1R	45	A <sub>4R</sub>	A <sub>OL</sub>
12	<sup>I/O</sup> 11L	1/0 <sub>2R</sub>	46	A <sub>3R</sub>	A <sub>1L</sub>
13	I/O <sub>12L</sub>	<sup>I/O</sup> 3R	47	A <sub>2R</sub>	A <sub>2L</sub>
14	1/O <sub>13L</sub>	1/0 <sub>4R</sub>	48	A <sub>1R</sub>	A <sub>3L</sub>
15	I/O <sub>14L</sub>	1/0 <sub>5R</sub>	49	A <sub>OR</sub>	A <sub>4L</sub>
16	<sup>I/O</sup> 15L	<sup>I/O</sup> 6R	50	BUSYR	A <sub>5L</sub>
17	V <sub>CC</sub> 2/	1/0 <sub>7R</sub>	51	CER	A <sub>6L</sub>
18	GND <u>2</u> /	1/0 <sub>8R</sub>	52	CEL	A <sub>7L</sub>
19	1/0 <sub>0R</sub>	1/0 <sub>9R</sub>	53	BUSYL	A <sub>8L</sub>
20	<sup>1/O</sup> 1R	<sup>I/O</sup> 10R	54	A <sub>OL</sub>	A <sub>9L</sub>
21	1/0 <sub>2R</sub>	I/O <sub>11R</sub>	55	A <sub>1L</sub>	A <sub>10L</sub>
22	1/0 <sub>3R</sub>	I/O <sub>12R</sub>	56	A <sub>2L</sub>	OE <sub>L</sub>
23	I/O <sub>4R</sub>	I/O <sub>13R</sub>	57	A <sub>3L</sub>	R/W <sub>LLB</sub>
24	!/0 <sub>5R</sub>	I/O <sub>14R</sub>	58	A <sub>4L</sub>	R∕Ŵ <sub>LUB</sub>
25	1/0 <sub>6R</sub>	<sup>I/O</sup> 15R	59	A <sub>5L</sub>	V <sub>CC</sub> 2/
26	1/0 <sub>7R</sub>	GND <u>2</u> /	60	A <sub>6L</sub>	1/0 <sub>0L</sub>
27	1/0 <sub>8R</sub>	R/W <sub>RUB</sub>	61	A <sub>7L</sub>	1/0 <sub>1L</sub>
28	I/O <sub>9R</sub>	R/W <sub>RLB</sub>	62	A <sub>8L</sub>	1/0 <sub>2L</sub>
29	<sup>I/O</sup> 10R	ōE <sub>R</sub>	63	A <sub>9L</sub>	1/0 <sub>3L</sub>
30	<sup>I/O</sup> 11R	A <sub>10R</sub>	64	A <sub>10L</sub>	1/0 <sub>4L</sub>
31	1/0 <sub>12R</sub>	A <sub>9R</sub>	65	OEL	1/0 <sub>5L</sub>
32	I/O <sub>13R</sub>	A <sub>8R</sub>	66	R/W <sub>LLB</sub>	1/0 <sub>6L</sub>
33	I/O <sub>14R</sub>	A <sub>7R</sub>	67	R/W <sub>LUB</sub>	1/0 <sub>7L</sub>
34	<sup>I/O</sup> 15R	A <sub>6R</sub>	68	V <sub>CC</sub> <u>2</u> /	1/0 <sub>8L</sub>

<sup>1/</sup> An "L" suffix on a terminal indicates it applies to the "left port", and an "R" suffix indicates it applies to the "right port".
2/ Both V<sub>CC</sub> pins and both GND pins must be connected to the supply in order to assure reliable operation.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 13

DESC FORM 193A JUL 94

9004708 0025787 958

#### Device types: All

查询"5962-8866501XX"供应商Noncontention read/write control (see note 1)

	Left	or righ	t port (	(see note 2)		
R/W <sub>LB</sub>	R/₩ <sub>UB</sub>	CE	ŌΕ	1/O <sub>0-7</sub>	I/O <sub>8-15</sub>	Function
Х	Х	Н	х	Z	Z	Port disabled and in power down mode, I <sub>SB2</sub> or I <sub>SB4</sub>
х	x	Н	Х	Z	Z	CE <sub>R</sub> = CE <sub>L</sub> = H, power down mode, I <sub>SB1</sub> or I <sub>SB3</sub>
L	L	L	Х	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Data on lower byte and upper byte written into memory (see note 3).
L	Н	L	L	DATA <sub>IN</sub>	DATA <sub>OUT</sub>	Data on lower byte written into memory (see note 3). Data in memory output on upper byte (see note 4).
Н	L	L	L	DATA <sub>OUT</sub>	DATA <sub>IN</sub>	Data in memory output on lower byte (see note 4). Data on upper byte written into memory (see note 3).
L	Н	L	Н	DATA <sub>IN</sub>	Z	Data on lower byte written in memory (see note 3).
Н	L .	L	Н	Z	DATA <sub>IN</sub>	Data on upper byte written into memory (see note 3).
Н	Н	L	L	DATAOUT	DATAOUT	Data in memory output on lower byte and upper byte (see note 4).
H	Н	L	Н	z	Z	High impedance outputs.

### NOTES:

- 1. H = High, L = Low, X = Don't care, Z = High impedance, LB = Lower byte, UB = Upper byte.

- A<sub>OL</sub> A<sub>1OL</sub> ≠ A<sub>OR</sub> A<sub>1OR</sub>
   If BUSY = L, data is not written.
   If BUSY = L, data may not be valid, see t<sub>WDD</sub> and t<sub>DDD</sub> timing.

### FIGURE 3. Truth tables.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-88665
		REVISION LEVEL D	SHEET <b>14</b>

DESC FORM 193A JUL 94

9004708 0025788 894

	Left port		R	ight port	Fla	ıgs	
查询	'5 <b>9.62</b> -88	66504438"供应	彦 <sub>R</sub>	A <sub>0R</sub> -A <sub>10R</sub>	BUSYL	BUSYR	Function
	Η	X	Н	Х	Н	Н	No contention
	L	Any	Н	Х	Н	н	No contention
	Н	Х	L	Any	Н	Н	No contention
	L	<sup>≠ A</sup> 0R <sup>-A</sup> 10R	L	<sup>≠ A</sup> 0L <sup>-A</sup> 10L	Н	Н	No contention
		Ado	iress arbit	ration with CE lov	w before ad	dress matc	h
	L	LV5R	L	LV5R	Н	L	L-Port wins
	L	RV5L	L	RV5L	L	Н	R-Port wins
	L	Same	L	Same	Н	L	Arbitration resolved
	L	Same	L	Same	L	Н	Arbitration resolved
		•	CE arbitr	ation with addres	s match be	fore CE	
	LL5R	= A <sub>0R</sub> -A <sub>10R</sub>	LL5R	= A <sub>OL</sub> -A <sub>10L</sub>	Н	L	L-Port wins
	RL5L	= A <sub>0R</sub> -A <sub>10R</sub>	RL5L	= A <sub>OL</sub> -A <sub>10L</sub>	L	Н	R-Port wins
. [	LW5R	= A <sub>0R</sub> -A <sub>10R</sub>	LW5R	= A <sub>OL</sub> -A <sub>10L</sub>	Н	L	Arbitration resolved
	LW5R	= A <sub>OR</sub> -A <sub>10R</sub>	LW5R	= A <sub>OL</sub> -A <sub>10L</sub>	L	Н	Arbitration resolved

NOTE: X = Don't care, L = Low, H = High, LV5R = Left address valid ≥ 5 ns before right address, RV5L = Right address valid ≥ 5 ns before left address, Same = Left and right address match within 5 ns of each other, LL5R = Left CE = Low ≥ 5 ns before right CE, RL5L = Right CE = Low ≥ 5 ns before left CE, LW5R = Left and right CE = Low within 5 ns of each other.


FIGURE 3. <u>Truth tables</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET <b>15</b>

DESC FORM 193A JUL 94

**9**004708 0025789 720

# 查询"5962-8866501XX"供应商




#### NOTES:

- 1. On device types 01, 03, 05, 07, 09, 11, 13, and 15, BUSY is an open drain output and requires the use of a pull-up resistor. On device types 02, 04, 06, 08, 10, 12, 14, and 16, BUSY is an input.
- 2. An L suffix on a terminal indicates it applies to the left port, and an R suffix indicates it applies to the right port. UB indicates upper byte, and a LB indicates lower byte.


FIGURE 4. Block diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-88665
		REVISION LEVEL D	SHEET <b>16</b>


DESC FORM 193A JUL 94 **9**004708 0025790 442



# 查视 5862-8866501XX 供麻麻 SIDE: SEE NOTES 1, 2, AND 4



READ CYCLE 2 - EITHER SIDE: SEE NOTES 1 AND 3



## NOTES:

- R/W is high for read cycles.
   Device is continuously enabled, CE = V<sub>II</sub>.
   Addresses valid prior to or coincident with CE transition low.
   OE = V<sub>II</sub>.

FIGURE 6. Read cycle timing diagrams.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET <b>18</b>

DESC FORM 193A **JUL 94** 

**■ 9004708 0025792 215 ■** 

# 查询"5962-8866501XX"供应商

WRITE CYCLE NUMBER 1,  $R/\overline{W}$  CONTROLLED SEE NOTES 1, 2, 3, AND 6




FIGURE 7. Write cycle timing diagrams.


STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-88665
		REVISION LEVEL D	SHEET 19

DESC FORM 193A JUL 94

**3** 9004708 0025793 151 **3** 

# 查询"5962-8866501XX"供应商

WRITE CYCLE NUMBER 2,  $\overline{\text{CE}}$  CONTROLLED SEE NOTES 1, 2, 3, AND 5



## NOTES:

- 1. R/W or CE must be high during all address transitions.
- A write occurs during the overlap (t<sub>EW</sub> or t<sub>WP</sub>) of a low CE and a low R/W.
   t<sub>WP</sub> is measured from the earlier of CE or R/W going high to the end of write cycle.
   During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>WP</sub> or (t<sub>WZ</sub> + t<sub>DW</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>DW</sub>. If OE is high during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.
- 7. R/W for either upper or lower byte.
- 8. Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig).

FIGURE 7. Write cycle timing diagrams - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 20


**DESC FORM 193A JUL 94** 

9004708 0025794 098 📟

# 查询"5962-8866501XX"供<u>应商</u>

READ WITH BUSY CYCLE FOR DEVICE TYPES 01, 03, 05, 07, 09, 11, 13, AND 15. SEE NOTES 1, 2, AND 3





## NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write cycle parameter should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at low for the reading port.

FIGURE 8. BUSY timing diagrams.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 21

DESC FORM 193A JUL 94 ■ 9004708 0025795 T24 ■

# 查询"5962-8866501XX"供应商 CONTENTION CYCLE 1: CE ARBITRATION FOR DEVICE TYPES 01, 03, 05, 07, 09, CE, VALID FIRST 11, 13, AND 15 $\overline{\text{CE}}_{L}$ VALID FIRST ADDR L AND R ADDRESSES MATCH CEL <sup>t</sup>APS CE<sub>R</sub> t<sub>BAC</sub> -⊷ <sup>t</sup>вос <del>~</del> BUSYR $\overline{\text{CE}}_{\text{R}}$ VALID FIRST ADDR L AND R ADDRESSES MATCH CER <sup>t</sup>APS ➡ <sup>t</sup>BDC -<sup>t</sup>BAC -BUSYL FIGURE 8. BUSY timing diagrams - Continued. SIZE STANDARD 5962-88665 Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 43216-5000** 22 DESC FORM 193A JUL 94 9004708 0025796 960

# 查询"5962-8866501XX"供应商

CONTENTION CYCLE 2: ADDRESS VALID ARBITRATION ( $\overline{CE}_L = \overline{CE}_R = V_{IL}$  FOR DEVICE TYPES 01, 03, 05, 07, 09, 11, 13, AND 15) LEFT ADDRESS VALID FIRST



RIGHT ADDRESS VALID FIRST




FIGURE 8. BUSY timing diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET <b>23</b>

DESC FORM 193A JUL 94 ■ 9004708 0025797 BT7 **■** 

TABLE II. Electrical test requirements MIL-STD-883 test requirements (X"供应商 Subgroups (per 查询"5962-8866501》 method 5005, table I) Interim electrical parameters (method 5004) Final electrical test parameters 1\*,2,3,7\*,8A, (method 5004) 8B,9,10,11 Group A test requirements 1,2,3,4\*\*,7,8A, (method 5005) 8B.9.10.11 Groups C and D end-point electrical 2,3,7,8A,8B parameters (method 5005)

#### 4.3.1 Group A inspection.

- Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
- d. Subgroups 7 and 8 shall include verification of the truth table.

#### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-88665
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET <b>24</b>

DESC FORM 193A

**JUL 94** 

**9**004708 0025798 733 **5** 

<sup>\*</sup> PDA applies to subgroups 1 and 7.

<sup>\*\*</sup> See 4.3.1c.

- 6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engi**空物**\$6bang86bbpp\$火"供应商
- 6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

**STANDARD** MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000** 

SIZE 5962-88665 Α **REVISION LEVEL** SHEET 25

**DESC FORM 193A** 

**JUL 94** 

■ 9004708 0025799 67T **■** 

## STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 96-12-09

Approved sources of supply for SMD 5962-88665 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 during the next revision. MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103.

Vendor CAGE number	Vendor similar PIN <u>2</u> /
3/ 3/ 3/	
3/ 3/ 3/	
3/ 3/ 3/	
3/ 3/ 3/	
3/ 3/ 3/	·
3/ 3/ 3/	
61772	IDT7133LA90GB
61772	IDT7133LA90FB
61772	IDT7143LA90GB
61772	IDT7143LA90FB
61772	IDT7133LA70GB
61772	IDT7133LA70FB
	3/ 3/ 3/ 3/ 3/ 3/ 3/ 3/ 3/ 3/ 3/ 3/ 3/ 3

See footnotes at end of list.

Page 1 of 2

**■ 9004708 0025800 111 ■** 

# 查询"5962-8866501XX"供应商

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8866510ZA	61772	IDT7143LA70GB
5962-8866510UA	61772	IDT7143LA70FB
5962-8866511ZA	61772	IDT7133LA55GB
5962-8866511UA	61772	IDT7133LA55FB
5962-8866512ZA	61772	IDT7143LA55GB
5962-8866512UA	61772	IDT7143LA55FB
5962-8866513ZA	61772	IDT7133LA45GB
5962-8866513UA	61772	IDT7133LA45FB
5962-8866514ZA	61772	IDT7143LA45GB
5962-8866514UA	61772	IDT7143LA45FB
5962-8866515ZA	61772	IDT7133LA35GB
5962-8866515UA	61772	IDT7133LA35FB
5962-8866516ZA	61772	IDT7143LA35GB
5962-8866516UA	61772	IDT7143LA35FB
<del></del>		

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired by this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number

Vendor name and address

61772

Integrated Device Technology, Incorporated

2975 Stender Way

Santa Clara, CA 95054-8015

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

2