

## DESCRIPTION

The 4571 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with three 8-bit timers (each timer has one or two reload registers), interrupts, and voltage drop detection circuit.

The various microcomputers in the 4571 Group include variations of the built-in memory size as shown in the table below.

## FEATURES

- Minimum instruction execution time.....0.5  $\mu$ s  
(at 6 MHz oscillation frequency, in through-mode)
- Supply voltage .....1.8 to 5.5 V  
(It depends on oscillation frequency and operation mode)
- Timers
  - Timer 1 .....8-bit timer with a reload register  
and carrier wave output auto-control function
  - Timer 2 .....8-bit timer with a reload register
  - Timer 3 .....8-bit timer with two reload registers and  
carrier wave generation circuit

- Interrupt .....6 sources
- Key-on wakeup function pins .....12
- I/O port .....17
- Output port .....1
- Input port .....1
- Voltage drop detection circuit
  - Reset occurrence.....Typ. 1.65 V ( $T_a = 25^\circ\text{C}$ )
  - Reset release .....Typ. 1.75 V ( $T_a = 25^\circ\text{C}$ )
  - Interrupt occurrence.....Typ. 1.85 V ( $T_a = 25^\circ\text{C}$ )
- Watchdog timer
- Power-on reset circuit
- Clock generating circuit (ceramic resonator)

## APPLICATION

Remote control transmitter

Table 1 Support Product

Part number	ROM size ( $\times 10$ bits)	RAM size ( $\times 4$ bits)	Package	ROM type
M34571G4FP (Note 1)	4096 words	128 words	PRSP0024GA-A	QzROM
M34571G4-XXXFP	4096 words	128 words	PRSP0024GA-A	QzROM
M34571G6FP (Note 1)	6144 words	128 words	PRSP0024GA-A	QzROM
M34571G6-XXXFP	6144 words	128 words	PRSP0024GA-A	QzROM
M34571GDFF (Note 1)	16384 words	128 words	PRSP0024GA-A	QzROM
M34571GD-XXXFP	16384 words	128 words	PRSP0024GA-A	QzROM

Note 1. Shipped in blank

# PIN CONFIGURATION




Fig 1. Pin configuration (PRSP0024GA-A type)

## FUNCTIONAL BLOCK




Fig 2. Functional block diagram (PRSP0024GA-A type)

## PERFORMANCE OVERVIEW

**Table 2 Performance overview**

Parameter			Function
Number of basic instructions		M34571G4/G6	126
		M34571GD	128
Minimum instruction execution time			0.5 μs (Oscillation frequency 6 MHz: through mode)
Memory sizes	ROM	M34571G4	4096 words × 10 bits
		M34571G6	6144 words × 10 bits
		M34571GD	16384 words × 10 bits
	RAM		128 words × 4 bits
I/O port	D0–D4	I/O (Input is examined by skip decision)	Five independent I/O ports; The output structure of ports D0–D3 is switched by software. Port D4 is also used as CNTR0, respectively.
	P00–P03	I/O	4-bit I/O port; a pull-up function and a key-on wakeup function can be switched by software.
	P10–P13	I/O	4-bit I/O port; a pull-up function and a key-on wakeup function can be switched by software.
	P20, P21	I/O	2-bit I/O port; a pull-up function and a key-on wakeup function can be switched by software. Ports P20 and P21 are also used as INT0 and INT1, respectively.
	P30, P31	I/O	2-bit I/O port ; the output structure is switched by software.
	C	Output	1-bit output port (CMOS output only); port C is also used as CNTR1 pin.
	K	Input	1-bit input port ; a key-on wakeup function can be switched by software.
	CNTR0	Timer I/O	1-bit I/O port ; CNTR0 pin is also used as port D4.
	CNTR1	Timer output	1-bit output port ; CNTR1 pin is also used as port C.
	INT0, INT1	Interrupt input	1-bit input port ; INT0 and INT1 are also used as ports P20 and P21, respectively.
Timer	Timer 1		8-bit timer with a reload register and carrier wave output auto-control function, and has an event counter.
	Timer 2		8-bit timer with a reload register.
	Timer 3		8-bit timer with two reload registers and carrier wave generation function.
	Watchdog timer		16-bit timer, fixed dividing frequency (timer for monitor)
Power-on reset circuit			Built-in
Voltage drop detection circuit	Reset occurrence		Typ. 1.65 V (Ta=25 °C)
	Reset release		Typ. 1.75 V (Ta=25 °C)
	Interrupt occurrence		Typ. 1.85 V (Ta=25 °C)
Interrupt	Source		6 sources (two for external, three for timers, voltage drop detection circuit)
	Nesting		1 level
Subroutine nesting			8 levels
Device structure			CMOS silicon gate
Package			24-pin plastic molded SSOP (PRSP0024GA-A)
Operating temperature range			-20 to 85 °C
Power source voltage			1.8 to 5.5 V (It depends on oscillation frequency and operation mode)
Power dissipation (Typ. value)	At active mode		0.3 mA (Ta = 25 °C, VDD = 3.0 V, f(XIN)=4 MHz, f(STCK)=f(XIN)/8)
	At RAM back-up		0.1 μA (Ta = 25 °C, output transistor is cut-off state)

## PIN DESCRIPTION

Table 3 Pin description

Pin	Name	Input/Output	Function
VDD	Power source	–	Connected to a plus power supply.
VSS	Power source	–	Connected to a 0 V power supply.
RESET	Reset I/O	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, or the built-in power-on reset causes the system to be reset, the RESET pin outputs "L" level.
XIN	Main clock input	Input	I/O pins of the main clock generating circuit. Connect a ceramic resonator between pins XIN and XOUT. A feedback resistor is built-in between them.
XOUT	Main clock output	Output	
D0–D4	I/O port D (Input is examined by skip decision.)	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure of ports D0–D3 can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port D4 is also used as CNTR0 pin.
P00–P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure is N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P10–P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure is N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P20, P21	I/O port P2	I/O	Port P2 serves as a 2-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P20 and P21 are also used as INT0 pin and INT1 pin, respectively.
P30, P31	I/O port P3	I/O	Port P3 serves as a 2-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1".
C	Output port C	Output	Port C serves as a 1-bit output port. The output structure is CMOS. Port C is also used as CNTR1.
K	Input port K	Input	Port K serves as a 1-bit input port. It has the key-on wakeup function which can be switched by software. When port K is used for the input of key matrix, connect a pull-up resistor to it externally.
CNTR0, CNTR1	Timer I/O	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to output the PWM signal generated by timer 3. CNTR0 pin and CNTR1 pin are also used as Ports D4 and C, respectively.
INT0, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup function which can be switched by software. INT0 pin and INT1 pin are also used as Ports P20 and P21, respectively.

## MULTIFUNCTION

Table 4 Pin description

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
C	CNTR1	P20	INT0	CNTR1	C	INT0	P20
D4	CNTR0	P21	INT1	CNTR0	D4	INT1	P21

Note 1. Pins except above have just single function.

Note 2. The input of D4 can be used even when CNTR0 (output) is selected.

The input/output of D4 can be used even when CNTR0 (input) is selected.

Be careful when using inputs of both CNTR0 and D4 since the input threshold value of CNTR0 pin is different from that of port D4.

Note 3. "H" output function of port C can be used even when the CNTR1 (output) is used.

Note 4. The input/output of P20 can be used even when INT0 is used.

Be careful when using inputs of both INT0 and P20 since the input threshold value of INT0 pin is different from that of port P20.

Note 5. The input/output of P21 can be used even when INT1 is used.

Be careful when using inputs of both INT1 and P21 since the input threshold value of INT1 pin is different from that of port P21.

**PORT FUNCTION****Table 5 Port function**

Port	Pin	Input Output	Output structure	I/O unit	Control instructions	Control registers	Remark
Port D	D0–D3	I/O (5)	N-channel open-drain/ CMOS	1 bit	SD, RD SZD, CLD	FR1	Programmable output structure selection function
	D4/CNTR0		N-channel open-drain			W1 W2 W5	–
Port P0	P00 P01 P02 P03	I/O (4)	N-channel open-drain	4 bits	OP0A IAP0	PU0 K0	Programmable pull-up and key-on wakeup function
Port P1	P10 P11 P12 P13	I/O (4)	N-channel open-drain	4 bits	OP1A IAP1	PU1 K1	Programmable pull-up and key-on wakeup function
Port P2	P20/INT0 P21/INT1	I/O (2)	N-channel open-drain	2 bits	OP2A IAP2	PU2 K2, I1, I2, L1	Programmable pull-up and key-on wakeup function
Port P3	P30 P31	I/O (2)	N-channel open-drain/ CMOS	2 bits	OP3A IAP3	FR0	Programmable output structure selection function
Port C	C/CNTR1	Output (1)	CMOS	1 bit	RCP SCP	W1, W3, W5	–
Port K	K	Input (1)	–	1 bit	IAK	K2	Programmable key-on wakeup function

**DEFINITION OF CLOCK AND CYCLE**

## • Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock ( $f(X_{IN})$ ) by the external ceramic resonator
- Clock ( $f(X_{IN})$ ) by the external input

## • System clock

The system clock is the basic clock for controlling this product.  
The system clock is selected by the register MR.

## • Instruction clock

The instruction clock is a signal derived by dividing the system clock by 3. The one instruction clock cycle generates the one machine cycle.

## • Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

**Table 6 Table Selection of system clock**

Register MR		System clock	Operation mode
MR3	MR2		
1	1	$f(STCK) = f(X_{IN})/8$	Frequency divided by 8 mode
1	0	$f(STCK) = f(X_{IN})/4$	Frequency divided by 4 mode
0	1	$f(STCK) = f(X_{IN})/2$	Frequency divided by 2 mode
0	0	$f(STCK) = f(X_{IN})$	Frequency through mode

Note 1. The frequency divided by 8 is selected after system is released from reset.

## CONNECTIONS OF UNUSED PINS

**Table 7 Port function**

Pin	Connection	Usage condition				
		Output structure	Pull-up transistor	Key-on wakeup	Value of output latch	Others
D0–D3 P30, P31	Open.	N-channel open-drain	–	–	0/1	(Note 1)
		CMOS	–	–	0/1	–
	Connect to Vss.	N-channel open-drain	–	–	0/1	–
		CMOS	–	–	0	–
	Connect to VDD.	N-channel open-drain	–	–	1	–
		CMOS	–	–	1	–
D4/CNTR0	Open.	N-channel open-drain	–	–	0/1	(Notes 1, 2)
	Connect to Vss.	N-channel open-drain	–	–	0/1	(Note 2)
	Connect to VDD.	N-channel open-drain	–	–	1	(Note 2)
P00–P03, P10–P13	Open.	N-channel open-drain	OFF	Invalid	0/1	(Note 1)
			ON	Invalid	1	–
	Connect to Vss.	N-channel open-drain	OFF	Invalid	0/1	–
	Connect to VDD.	N-channel open-drain	ON/OFF	Valid/Invalid	1	–
P20/INT0 P21/INT1	Open.	N-channel open-drain	OFF	Invalid	0/1	(Notes 1, 3)
			ON	Invalid	1	(Note 3)
	Connect to Vss.	N-channel open-drain	OFF	Invalid	0/1	(Note 3)
	Connect to VDD.	N-channel open-drain	ON/OFF	Valid/Invalid	1	(Note 3)
C/CNTR1	Open.	CMOS	–	–	0/1	–
	Connect to Vss.	CMOS	–	–	0	(Note 4)
K	Connect to Vss.	–	–	Invalid	–	–
	Connect to VDD.	–	–	Valid/Invalid	–	–

Note 1.If a port input instruction (SZD, IAP0, IAP1, IAP2, IAP3) is executed when the output latch is 1, the supply voltage may be increased in the instruction execution cycle by the through current.

Note 2.Do not select the CNTR0 input as the timer 1 count source. (W11 W10≠11)

Note 3.Set the input of INT0 pin or INT1 pin to be disabled. (I13=0, I23=0)

Note 4.Set the output of the CNTR1 pin to be invalid. (W33=0)

(Note when connecting to Vss or VDD)

Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.

## PORT BLOCK DIAGRAM




Fig 3. Port block diagram (1)







Fig 4. Port block diagram (2)



- Notes 1.  $\text{---}|\text{---}$  This symbol represents a parasitic diode on the port.  
 2. Applied potential to these ports must be  $V_{DD}$  or less.  
 3.  $j$  represents bits 0 or 1.  
 4. Falling edge of port input is detected.

Fig 5. Port block diagram (3)




Fig 6. Port block diagram (4)

## FUNCTION BLOCK OPERATIONS

### CPU

#### (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

#### (2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 7).

It is unchanged with both A n instruction and AM instruction. The value of A0 is stored in carry flag CY with the RAR instruction (Figure 8).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

#### (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 9).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

#### (4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 10).

Also, when the TABP p instruction is executed at UPTF flag = "1", the high-order 2 bits of ROM reference data is stored to the low-order 2 bits of register D, the high-order 1 bit of register D is "0".

When the TABP p instruction is executed at UPTF flag = "0", the contents of register D remains unchanged. The UPTF flag is set to "1" with the SUPT instruction and cleared to "0" with the RUPT instruction.

The initial value of UPTF flag is "0".

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig 7. AMC instruction execution example




Fig 8. RAR instruction execution example




Fig 9. Registers A, B and register E




Fig 10. TABP p instruction execution example

### (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 11 shows the stack registers (SKs) structure.

Figure 12 shows the example of operation at subroutine call.

### (6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

### (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.




Fig 11. Stack registers (SKs) structure




Fig 12. Example of operation at subroutine call

### (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 13).

Make sure that the PCH does not specify after the last page of the built-in ROM.

### (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 14).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 15).

#### • Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig 13. Program counter (PC) structure




Fig 14. Data pointer (DP) structure




Fig 15. SD instruction execution example

## PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 16 shows the ROM map of M34571G6.

**Table 8 ROM size and pages**

Part number	ROM (PROM) size (× 10 bits)	Pages
M34571G4	4096 words	32 (0 to 31)
M34571G6	6144 words	48 (0 to 47)
M34571GD	16384 words	128 (0 to 127)

Note 1. Data in pages 64 to 127 can be referred with the TABP p instruction after the SBK instruction is executed.  
 Data in pages 0 to 63 can be referred with the TABP p instruction after the RBK instruction is executed.

A part of page 1 (addresses 0080<sub>16</sub> to 00FF<sub>16</sub>) is reserved for interrupt addresses (Figure 17). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 0100<sub>16</sub> to 017F<sub>16</sub>) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.


ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP p instruction.

## ROM Code Protect Address


When selecting the protect bit write by using a serial programmer or selecting protect enabled for writing shipment by Renesas Technology corp., reading or writing from/to QzROM is disabled by a serial programmer.

As for the QzROM product in blank, the ROM code is protected by selecting the protect bit write at ROM writing with a serial programmer.

As for the QzROM product shipped after writing, whether the ROM code protect is used or not can be selected as ROM option setup ("MASK option" written in the mask file converter) when ordering.



**Fig 16. ROM map of M34571GD**



**Fig 17. Page 1 (addresses 0080<sub>16</sub> to 00FF<sub>16</sub>) structure**

## DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up).

Table 9 shows the RAM size. Figure 18 shows the RAM map.


### • Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

**Table 9 RAM size and pages**

Part number	RAM size
M34571G4	128 words × 4 bits (512 bits)
M34571G6	
M34571GD	



**Fig 18. RAM map**



**INTERRUPT FUNCTION**

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 10 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

**(1) Interrupt enable flag (INTE)**

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

**(2) Interrupt enable bit**

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction. Table 11 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 12 shows the interrupt enable bit function.

**(3) Interrupt request flag**

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag except the voltage drop detection circuit interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

The voltage drop detection circuit interrupt request flag cannot be cleared to "0" at the state that the activated condition is satisfied.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 10.

**Table 10 Interrupt sources**

Priority level	Interrupt source		Interrupt address
	Interrupt name	Activated condition	
1	Voltage drop detection circuit interrupt	when supply voltage goes lower than specified value	Address E in page 1
2	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1
3	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1
4	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
5	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
6	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1

**Table 11 Interrupt request flag, interrupt enable bit and skip instruction**

Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
Voltage drop detection circuit interrupt	VDF	SNZVD	V23
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20

**Table 12 Interrupt enable bit function**

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid

#### (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 20).

- Program counter (PC)  
An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)  
INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag  
Only the request flag for the current interrupt source is cleared to "0" (the voltage drop detection circuit interrupt request flag is excluded)
- Data pointer, carry flag, skip flag, registers A and B  
The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

#### (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address. Use the RTI instruction to return from an interrupt service routine.  
 Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 19)




Fig 19. Program example of interrupt processing




Fig 20. Internal state when interrupt occurs




Fig 21. Interrupt system diagram

**(6) Interrupt control registers**

## • Interrupt control register V1

Interrupt enable bits of external 0, external 1, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

## • Interrupt control register V2

The voltage drop detection circuit interrupt enable bit and timer 3 interrupt enable bit are assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

**Table 13 Interrupt control registers**

Interrupt control register V1		at reset : 0000 <sub>2</sub>		at RAM back-up : 0000 <sub>2</sub>	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)		
		1	Interrupt enabled (SNZT2 instruction is invalid)		
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)		
		1	Interrupt enabled (SNZT1 instruction is invalid)		
V11	External 1 interrupt enable bit	0	Interrupt disabled (SNZ1 instruction is valid)		
		1	Interrupt enabled (SNZ1 instruction is invalid)		
V10	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)		
		1	Interrupt enabled (SNZ0 instruction is invalid)		

Interrupt control register V2		at reset : 0000 <sub>2</sub>		at RAM back-up : 0000 <sub>2</sub>	R/W TAV2/TV2A
V23	Voltage drop detector interrupt enable bit	0	Interrupt disabled (SNZVD instruction is valid)		
		1	Interrupt enabled (SNZVD instruction is invalid)		
V22	Not used	0	This bit has no function, but read/write is enabled.		
		1			
V21	Not used	0	This bit has no function, but read/write is enabled.		
		1			
V20	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)		
		1	Interrupt enabled (SNZT3 instruction is invalid)		

Note 1. "R" represents read enabled, and "W" represents write enabled.

## (7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10–V13, V20, V23), and interrupt request flag are “1.” The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 22).





Fig 22. Interrupt sequence

## EXTERNAL INTERRUPTS

The 4571 Group has the external 0 interrupt and external 1 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection). The external interrupt can be controlled with the interrupt control registers I1 and I2.

**Table 14 External interrupt activated conditions**

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	P20/INT0	When the next waveform is input to P20/INT0 pin <ul style="list-style-type: none"> <li>Falling waveform ("H" → "L")</li> <li>Rising waveform ("L" → "H")</li> <li>Both rising and falling waveforms</li> </ul>	I11 I12
External 1 interrupt	P21/INT1	When the next waveform is input to P21/INT1 pin <ul style="list-style-type: none"> <li>Falling waveform ("H" → "L")</li> <li>Rising waveform ("L" → "H")</li> <li>Both rising and falling waveforms</li> </ul>	I21 I22



**Fig 23. External interrupt circuit structure**

### (1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to P20/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 22).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to P20/INT0 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- (1) Set the bit 3 of register I1 to "1" for the INT0 pin to be in the input enabled state.
- (2) Select the valid waveform with the bits 1 and 2 of register I1.
- (3) Clear the EXF0 flag to "0" with the SNZ0 instruction.
- (4) Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- (5) Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P20/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

### (2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to P21/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 22).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 1 interrupt activated condition

External 1 interrupt activated condition is satisfied when a valid waveform is input to P21/INT1 pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.

- (1) Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- (2) Select the valid waveform with the bits 1 and 2 of register I2.
- (3) Clear the EXF1 flag to "0" with the SNZ1 instruction.
- (4) Set the NOP instruction for the case when a skip is performed with the SNZ1 instruction.
- (5) Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the P21/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.

**(3) External interrupt control registers****(1) Interrupt control register I1**

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

**(2) Interrupt control register I2**

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

**Table 15 External interrupt control register**

Interrupt control register I1		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	R/W TAI1/TI1A
I13	INT0 pin input control bit (Note 2)	0	INT0 pin input disabled		
		1	INT0 pin input enabled		
I12	Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	0	Falling waveform ("L" level of INT0 pin is recognized with the SNZI0 instruction)/"L" level		
		1	Rising waveform ("H" level of INT0 pin is recognized with the SNZI0 instruction)/"H" level		
I11	INT0 pin edge detection circuit control bit	0	One-sided edge detected		
		1	Both edges detected		
I10	INT0 pin timer 1 control enable bit	0	Timer 1 disabled		
		1	Timer 1 enabled		

Interrupt control register I2		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	R/W TAI2/TI2A
I23	INT1 pin input control bit (Note 3)	0	INT0 pin input disabled		
		1	INT0 pin input enabled		
I22	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 3)	0	Falling waveform ("L" level of INT0 pin is recognized with the SNZI1 instruction)/"L" level		
		1	Rising waveform ("H" level of INT0 pin is recognized with the SNZI1 instruction)/"H" level		
I21	INT1 pin edge detection circuit control bit	0	One-sided edge detected		
		1	Both edges detected		
I20	Not used	0	This bit has no function, but read/write is enabled.		
		1			

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set.

Note 3. When the contents of I22 and I23 are changed, the external interrupt request flag EXF1 may be set.

#### (4) Notes on interrupts

##### (1) Bit 3 of register I1

When the input of the P20/INT0 pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P20/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 24) and then, change the bit 3 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 24).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 24).




Fig 24. External 0 interrupt program example-1

##### (2) Bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.

- When the INT0 pin input is disabled (register I13 = "0"), set the key-on wakeup of INT0 pin to be invalid (register L10 = "0") before system enters to the RAM back-up mode. (refer to (1) in Figure 25).




Fig 25. External 0 interrupt program example-2

##### (3) Bit 2 of register I1

When the interrupt valid waveform of the P20/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P20/INT0 pin, the external 1 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 26) and then, change the bit 2 of register I1 is changed.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 26).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 26).




Fig 26. External 0 interrupt program example-3



(4) Bit 3 of register I2

When the input of the P21/INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

- Depending on the input state of the P21/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to (1) in Figure 27) and then, change the bit 3 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to (2) in Figure 27).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to (3) in Figure 27).

⋮	
LA 4	; (x0x2)
TV1A	; The SNZ1 instruction is valid ..... (1)
LA 8	; (1xx2)
TI1A	; Control of INT1 pin input is changed
NOP	..... (2)
SNZ0	; The SNZ1 instruction is executed (EXF1 flag cleared)
NOP	..... (3)
⋮	

×: these bits are not used here.

Fig 27. External 1 interrupt program example-1

(5) Bit 3 of register I2

When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

- When the INT1 pin input is disabled (register I23 = "0"), set the key-on wakeup of INT1 pin to be invalid (register L20 = "0") before system enters to the RAM back-up mode. (refer to (1) in Figure 28)

⋮	
LA 0	; (x0xx2)
TL1A	; INT1 key-on wakeup disabled .....(1)
DI	
EPOF	
POF	; RAM back-up
⋮	

×: these bits are not used here.

Fig 28. External 1 interrupt program example-2

(6) Bit 2 of register I2

When the interrupt valid waveform of the P21/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

- Depending on the input state of the P21/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to (1) in Figure 29) and then, change the bit 2 of register I2 is changed.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to (2) in Figure 29).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to (3) in Figure 29).

⋮	
LA 4	; (xx0x2)
TV1A	; The SNZ1 instruction is valid .....(1)
LA 12	; (1xx2)
TI1A	; Interrupt valid waveform is changed
NOP	.....(2)
SNZ0	; The SNZ1 instruction is executed (EXF1 flag cleared)
NOP	.....(3)
⋮	

×: these bits are not used here.

Fig 29. External 1 interrupt program example-3

## TIMERS

The 4571 Group has the following timers.

- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value  $n$ . When it underflows (count to  $n + 1$ ), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

- Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio ( $n$ ). An interrupt request flag is set to "1" after every  $n$  count of a count pulse.




Fig 30. Auto-reload function

The 4571 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 8-bit programmable timer
- Watchdog timer: 16-bit fixed frequency timer

(Timers 1, 2 and 3 have the interrupt function, respectively)

Prescaler, timer 1, timer 2 and timer 3 can be controlled with the timer control registers PA, W1, W2, W3 and W5. The watchdog timer is a free counter which is not controlled with the control register.

Each function is described below.

**Table 16 Function related timers**

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable binary down counter	<ul style="list-style-type: none"> <li>• Instruction clock (INSTCK)</li> <li>• Instruction clock divided by 4 (INSTCK/4)</li> </ul>	1 to 256	<ul style="list-style-type: none"> <li>• Timer 1 count source</li> <li>• Timer 2 count source</li> <li>• Timer 3 count source</li> </ul>	PA
Timer 1	8-bit programmable binary down counter (link to INT0 input) (carrier wave output auto-control function)	<ul style="list-style-type: none"> <li>• PWM signal (PWMOUT)</li> <li>• Prescaler output (ORCLK)</li> <li>• CNTR0 input (CNTR0IN)</li> <li>• System clock (STCK)</li> </ul>	1 to 256	<ul style="list-style-type: none"> <li>• Timer 2 count source</li> <li>• CNTR0 output</li> <li>• Carrier wave output auto-control</li> <li>• Timer 1 interrupt</li> </ul>	W1 W5
Timer 2	8-bit programmable binary down counter	<ul style="list-style-type: none"> <li>• PWM signal (PWMOUT)</li> <li>• Timer 1 underflow (T1UDF)</li> <li>• Prescaler output (ORCLK)</li> <li>• System clock (STCK)</li> </ul>	1 to 256	<ul style="list-style-type: none"> <li>• CNTR0 output</li> <li>• Timer 2 interrupt</li> </ul>	W2 W5
Timer 3	8-bit programmable binary down counter (with carrier wave generation function)	<ul style="list-style-type: none"> <li>• Xin input</li> <li>• Prescaler output divided by 2 (ORCLK/2)</li> </ul>	1 to 256	<ul style="list-style-type: none"> <li>• Timer 1 count source</li> <li>• Timer 2 count source</li> <li>• CNTR1 output</li> <li>• Timer 3 interrupt</li> </ul>	W1 W3 W5
Watchdog timer	16-bit fixed dividing frequency	<ul style="list-style-type: none"> <li>• Instruction clock (INSTCK)</li> </ul>	65536	<ul style="list-style-type: none"> <li>• System reset (counting twice)</li> <li>• Decision of flag WDF1</li> </ul>	-




Fig 31. Timers structure (1)




Fig 32. Timers structure (2)

**Table 17 Timer control registers**

Timer control register PA		at reset : 002		at RAM back-up : 002	W TPAA
PA <sub>1</sub>	Prescaler count source selection bit	0	Instruction clock (INSTCK)		
		1	Instruction clock divided by 4 (INSTCK/4)		
PA <sub>0</sub>	Prescaler control bit	0	Stop (state initialized)		
		1	Operating		

Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A
W1 <sub>3</sub>	Timer 1 count auto-stop circuit selection bit (Note 2)	0	Timer 1 count auto-stop circuit not selected		
		1	Timer 1 count auto-stop circuit selected		
W1 <sub>2</sub>	Timer 1 control bit	0	Stop (state retained)		
		1	Operating		
W1 <sub>1</sub>	Timer 1 count source selection bits	W1 <sub>1</sub>	W1 <sub>0</sub>	Count source	
		0	0	PWM signal (PWMOUT)	
		0	1	Prescaler output (ORCLK)	
		1	0	System clock (STCK)	
W1 <sub>0</sub>		1	1	CNTR0 input	

Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W TAW2/TW2A
W2 <sub>3</sub>	CNTR0 pin function selection bit	0	Timer 1 underflow signal divided by 2 output		
		1	Timer 2 underflow signal divided by 2 output		
W2 <sub>2</sub>	Timer 2 control bit	0	Stop (state retained)		
		1	Operating		
W2 <sub>1</sub>	Timer 2 count source selection bits	W2 <sub>1</sub>	W2 <sub>0</sub>	Count source	
		0	0	PWM signal (PWMOUT)	
		0	1	Prescaler output (ORCLK)	
		1	0	System clock (STCK)	
W2 <sub>0</sub>		1	1	Timer 1 underflow signal (T1UDF)	

Timer control register W3		at reset : 00002		at RAM back-up : 00002	R/W TAW3/TW3A
W3 <sub>3</sub>	CNTR1 pin output control bit	0	CNTR1 pin output invalid		
		1	CNTR1 pin output valid		
W3 <sub>2</sub>	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid		
		1	PWM signal "H" interval expansion function valid		
W3 <sub>1</sub>	Timer 3 control bit	0	Stop (state retained)		
		1	Operating		
W3 <sub>0</sub>	Timer 3 count source selection bit	0	XIN input		
		1	Prescaler output (ORCLK)/2		

Timer control register W5		at reset : 00002		at RAM back-up : state retained	R/W TAW5/TW5A
W5 <sub>3</sub>	Timer 1 count start synchronous circuit selection bit (Note 3)	0	Count start synchronous circuit not selected		
		1	Count start synchronous circuit selected		
W5 <sub>2</sub>	CNTR0 pin input count edge selection bit	0	Falling edge		
		1	Rising edge		
W5 <sub>1</sub>	CNTR 1 pin output auto-control circuit selection bit	0	Output auto-control circuit not selected		
		1	Output auto-control circuit selected		
W5 <sub>0</sub>	D4/CNTR0 pin function selection bit	0	D4 (I/O) / CNTR0 (input)		
		1	D4 (input) /CNTR0 (I/O)		

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. This function is valid only when the INT0 pin/timer 1 control is enabled (I10 = "1") and the timer 1 count start synchronous circuit is selected (W53 = "1").

Note 3. This function is valid only when the INT0 pin/timer 1 control is enabled (I10 = "1").

### (1) Timer control registers

- Timer control register PA  
Register PA controls the count operation and count source of prescaler. Set the contents of this register through register A with the TPAA instruction.
- Timer control register W1  
Register W1 controls the count operation and count source of timer 1, and timer 1 count auto-stop circuit. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.
- Timer control register W2  
Register W2 controls the count operation and count source of timer 2, and CNTR0 pin output signal function. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.
- Timer control register W3  
Register W3 controls timer 3 count source, timer 3 count operation, CNTR1 pin output and PWM signal "H" interval expansion function. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.
- Timer control register W5  
Register W5 controls the input count edge of CNTR0 pin, the timer 1 count start synchronous circuit, CNTR1 pin output auto-control circuit and the D4/CNTR1 pin function. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

### (2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register RPS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

- (1) set data in prescaler, and
- (2) set the bit 0 of register PA to "1."

When a value set in reload register RPS is  $n$ , prescaler divides the count source signal by  $n + 1$  ( $n = 0$  to 255).

Count source for prescaler can be selected the instruction clock (INSTCK) or the instruction clock (INSTCK)/4.

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1 and 2 count sources.

### (3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with a timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register R1 with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- (1) set data in timer 1
- (2) set count source by bits 0 and 1 of register W1, and
- (3) set the bit 2 of register W1 to "1."

When a value set in reload register R1 is  $n$ , timer 1 divides the count source signal by  $n + 1$  ( $n = 0$  to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

After timer 1 control by INT0 pin is enabled by setting the bit 0 of register I1 to "1", INT0 pin input can be used as the start trigger for timer 1 count operation by setting the bit 3 of register W5 to "1".

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

The timer 1 underflow signal divided by 2 can be output from the CNTR0 pin by setting the bit 0 of register W5 to "1" and bit 3 of register W2 to "0".

### (4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register R2 with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction.

Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process;

- (1) set data in timer 2
- (2) set count source by bits 0 and 1 of register W2, and
- (3) set the bit 2 of register W2 to "1."

When a value set in reload register R2 is  $n$ , timer 2 divides the count source signal by  $n + 1$  ( $n = 0$  to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

The timer 2 underflow signal divided by 2 can be output from the CNTR0 pin by setting the bit 0 of register W5 to "1" and bit 3 of register W2 to "1".

### (5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with two timer 3 reload registers (R3L, R3H). Data can be set simultaneously in timer 3 and the reload register R3L with the T3AB instruction. Data can be set in the reload register R3H with the T3HAB instruction. The contents of reload register R3L set with the T3AB instruction can be set to timer 3 again with the T3R3L instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the T3HAB instruction to set data to reload register R3H while timer 3 is operating, avoid a timing when timer 3 underflows.

Timer 3 starts counting after the following process;

- (1) set data in timer 3
- (2) set count source by bit 0 of register W3, and
- (3) set the bit 1 of register W3 to "1."

When a value set in reload register R3L is  $n$  and a value set in reload register R3H is  $m$ , timer 3 divides the count source signal by  $n + 1$  or  $m + 1$  ( $n = 0$  to 255,  $m = 0$  to 255).

<Bit 3 of register W3 = "0" (CNTR1 pin output invalid)>

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3L, and count continues (auto-reload function).

<Bit 3 of register W3 = "1" (CNTR1 pin output valid)>

Timer 3 generates the PWM signal of the "L" interval set as reload register R3L, and the "H" interval set as reload register R3H. The PWM (PWMOD) signal generated by timer 3 is output from CNTR1 pin.

When bit 2 of register W3 is set to "1" at this time, timer 3 extends the interval set to reload register R3H for a half period of count source. When a value set in reload register R3H is  $n$ , timer 3 divides the count source signal by  $m + 1.5$  ( $m = 1$  to 255).

When this function is used, set "1" or more to reload register R3H.

When bit 1 of register W5 is set to "1", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 1 underflow. However, when timer 3 is stopped, this function is canceled.

Even when bit 1 of a register W3 is cleared to "0" in the "H" interval of PWM signal, timer 3 does not stop until it next timer 3 underflow.

When bit 1 of register W3 is cleared to "0" in order to stop timer 3 while the PWM output is used, avoid a timing when timer 3 underflows.

If these timings overlap, a hazard may occur in a CNTR1 output waveform.

### (6) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT0 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function can be selected after timer 1 control by INT0 pin is enabled by setting the bit 0 of register I1 to "1" and its function is selected by setting the bit 3 of register W5 to "1".

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to timer by inputting valid waveform to INT0 pin.

The valid waveform of INT0 pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit I10 to "0" or system reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

### (7) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop circuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

### (8) Timer input/output pin (D4/CNTR0)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 or timer 2 underflow signal/2.

The D4/CNTR0 pin function can be selected by bit 0 of register W5.

The output signal can be selected by bit 0 of register W2.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the falling or rising waveform of CNTR0 input. The count edge is selected by bit 2 of register W5.

### (9) PWM signal output function (C/CNTR1, timer 1, timer 2)

The C/CNTR1 pin is also used to output the PWM signal generated by timer 3.

When the bit 3 of register W3 is set to "1", the PWM signal can be output from the C/CNTR1 pin. In this time, set the output latch of port C to "1."

### (10) Timer interrupt request flags (T1F, T2F, T3F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.



## (11) Precautions


- Prescaler
  - Stop prescaler counting and then execute the TABPS instruction to read its data.
  - Stop prescaler counting and then execute the TPSAB instruction to write data to prescaler.
  - Stop prescaler counting to change its count source.
- Timer count source
  - Stop timer 1, 2 or 3 counting to change its count source.
- Reading the count value
  - Stop timer 1, 2 or 3 counting and then execute the TAB1, TAB2 or TAB3 instruction to read its data.
- Writing to the timer
  - Stop timer 1, 2 or 3 counting and then execute the T1AB, T2AB, T3AB or T3R3L instruction to write data to timer.
- Writing to reload register
  - In order to write a data to the reload register R1 while the timer 1 is operating, execute the TR1AB instruction except a timing of the timer 1 underflow.
  - In order to write a data to the reload register R3H while the timer 3 is operating, execute the T3HAB instruction except a timing of the timer 3 underflow.
- PWM signal
  - If the timer 3 count stop timing and the timer 3 underflow timing overlap during output of the PWM signal, a hazard may occur in the PWM output waveform.
  - When "H" interval expansion function of the PWM signal is used, set "1" or more to reload register R3H.
  - Set the port C output latch to "0" to output the PWM signal from C/CNTR1 pin.

- Prescaler, timer 1, timer 2 and timer 3 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) in Figure 33 after prescaler and timer operations start (1) in Figure 33.

Time to first underflow (3) in Figure 33 is shorter (for up to 1 period of the count source) than time among next underflow (4) in Figure 33 by the timing to start the timer and count source operations after count starts.

When selecting CNTR0 input as the count source of timer 1, timer 1 operates synchronizing with the count edge (falling edge or rising edge) of CNTR0 input selected by software.



**Fig 33. Timer count start timing and count time when operation starts**






Fig 34. Timer 3 operation example

• CNTR1 output auto-control circuit operation example 1 ( $W3_3 = "1"$ ,  $W5_1 = "1"$ )



\* When the CNTR1 output auto-control circuit is selected, valid/invalid of CNTR1 output is repeated every timer 1 underflows.


• CNTR1 output auto-control circuit operation example 2 ( $W3_3 = "1"$ ,  $W5_1 = "1"$ )




- (1) When the CNTR1 output auto-control function is not selected while the CNTR1 output is invalid, CNTR1 output invalid state is retained.
- (2) When the CNTR1 output auto-control function is not selected while the CNTR1 output is valid, CNTR1 output valid state is retained.
- (3) When the timer 1 is stopped, the CNTR1 output auto-control function becomes invalid.

Fig 35. CNTR1 output auto-control function by timer 1

### Timer 3 count start timing (R3L = "0216", R3H = "0216", W33 = "1")



### Timer 3 count stop timing (R3L = "0216", R3H = "0216", W33 = "1")



- Notes 1: If the timer count stop timing and the timer underflow timing overlap while the CNTR1 pin output is valid (W33="1"), a hazard may occur in the PWM signal waveform.
- 2: When timer count is stopped during "H" interval of the PWM signal, timer is stopped after the end of the "H" output interval.

Fig 36. Timer count start/stop timing

## WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF<sub>16</sub>" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "0000<sub>16</sub>," the next count pulse is input), the WDF1 flag is set to "1." If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the  $\overline{\text{RESET}}$  pin outputs "L" level to reset the microcomputer. Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is initialized to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.




Fig 37. Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction.

When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 38).

The watchdog timer is not stopped with only the DWDT instruction.

The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state. Also, set the NOP instruction after the WRST instruction, for the case when a skip is performed with the WRST instruction (refer to Figure 39).

```

:
:
WRST      ; WDF1 flag cleared
:
:
DI        ; Watchdog timer function enabled/disabled
DWDT
WRST      ; WEF and WDF1 flags cleared
:
:

```

Fig 38. Program example to start/stop watchdog timer

```

:
:
WRST      ; WDF1 flag cleared
NOP
DI        ; Interrupt disabled
EPOF      ; POF instruction enabled
POF       ; RAM back-up mode
↓
Oscillation stop
:
:

```

Fig 39. Program example when using the watchdog timer

## RESET FUNCTION

System reset is performed by the followings:

- “L” level is applied to the RESET pin externally,
- System reset instruction (SRST) is executed,
- Reset occurs by watchdog timer,
- Reset occurs by built-in power-on reset
- Reset occurs by voltage drop detection circuit

Then when “H” level is applied to RESET pin, software starts from address 0 in page 0.

### (1) RESET pin input

System reset is performed certainly by applying “L” level to RESET pin for 1 machine cycle or more when the following condition is satisfied;  
the value of supply voltage is the minimum value or more of the recommended operating conditions.




Fig 40. Structure of reset pin and its peripherals




Fig 41. RESET pin input waveform and reset release timing

## (2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100  $\mu$ s or less.

If the rising time exceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input “L” level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

## (3) System reset instruction (SRST)

By executing the SRST instruction, “L” level is output to RESET pin and system reset is performed.




Fig 42. Power-on reset operation

Table 18 Port state at reset

Name	Function	State
D0–D3	D0–D3	High-impedance (Notes 1, 2)
D4/CNTR0	D4	High-impedance (Note 1)
P00–P03	P00–P03	High-impedance (Notes 1, 3)
P10–P13	P10–P13	High-impedance (Notes 1, 3)
P20/INT0, P21/INT1	P20, P21	High-impedance (Notes 1, 3)
P30, P31	P30, P31	High-impedance (Notes 1, 2)
C/CNTR1	C/CNTR1	(Vss)
K	K	High-impedance

Note 1. Output latch is set to “1.”

Note 2. The output structure is N-channel open-drain.

Note 3. Pull-up transistor is turned OFF.



#### (4) Internal state at reset

Figure 43 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 43 are undefined, so set the initial value to them.

• Program counter (PC) -----	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Address 0 in page 0 is set to program counter.		
• Interrupt enable flag (INTE) -----	0	(Interrupt disabled)
• Power down flag (P) -----	0	
• External 0 interrupt request flag (EXF0) -----	0	
• External 1 interrupt request flag (EXF1) -----	0	
• Interrupt control register V1 -----	0 0 0 0	(Interrupt disabled)
• Interrupt control register V2 -----	0 0 0 0	(Interrupt disabled)
• Interrupt control register I1 -----	0 0 0 0	
• Interrupt control register I2 -----	0 0 0 0	
• Timer 1 interrupt request flag (T1F) -----	0	
• Timer 2 interrupt request flag (T2F) -----	0	
• Timer 3 interrupt request flag (T3F) -----	0	
• Watchdog timer flags (WDF1, WDF2) -----	0	
• Watchdog timer enable flag (WEF) -----	1	
• Timer control register PA -----	0 0	(Prescaler stopped)
• Timer control register W1 -----	0 0 0 0	(Timer 1 stopped)
• Timer control register W2 -----	0 0 0 0	(Timer 2 stopped)
• Timer control register W3 -----	0 0 0 0	(Timer 3 stopped)
• Timer control register W5 -----	0 0 0 0	
• Clock control register MR -----	1 1 1 1	
• Key-on wakeup control register K0 -----	0 0 0 0	
• Key-on wakeup control register K1 -----	0 0 0 0	
• Key-on wakeup control register K2 -----	0 0 0 0	
• Key-on wakeup control register L1 -----	0 0 0 0	
• Pull-up control register PU0 -----	0 0 0 0	
• Pull-up control register PU1 -----	0 0 0 0	
• Pull-up control register PU2 -----	0 0 0 0	
• Port output structure control register FR0 -----	0 0 0 0	
• Port output structure control register FR1 -----	0 0 0 0	
• Carry flag (CY) -----	0	
• Register A -----	0 0 0 0	
• Register B -----	0 0 0 0	
• Register D -----	x x x	
• Register E -----	x x x x x x x x	
• Register X -----	0 0 0 0	
• Register Y -----	0 0 0 0	
• Register Z -----	x x	
• Stack pointer (SP) -----	1 1 1	

"X" represents undefined.

Fig 43. Internal state at reset

## VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is used to set the voltage drop detection circuit interrupt request flag (VDF) or to perform system reset.

The voltage drop detection circuit stops at RAM back-up mode.




Fig 44. Voltage drop detection reset circuit

### (1) Voltage drop detection circuit interrupt request flag (VDF)

Voltage drop detection circuit interrupt request flag (VDF) is set to "1" when the supply voltage goes the defined value ( $V_{INT}$ ) or less. Moreover, voltage drop detection circuit interrupt request flag (VDF) is cleared to "0" when the supply voltage goes the defined value ( $V_{INT}$ ) or more. The state of the interrupt request flag can be examined with the skip instruction (SNZVD). Use the interrupt control register V2 to select an interrupt or a skip instruction. Unlike other interrupt request flags, even when the interrupt occurs or the skip instruction is executed, the voltage drop detection circuit interrupt request flag is not cleared to "0".

### (2) Voltage drop detection circuit reset

System reset is performed when the supply voltage goes the defined value ( $V_{RST}$ ) or less ("L" level is not output to  $\overline{RESET}$  pin.). However, unlike the normal system reset, the oscillation circuit is stopped.

When the supply voltage goes the defined value ( $V_{RST}$ ) or more, the oscillation circuit goes to be in the operating enabled state and system reset is released.




Fig 45. Voltage drop detection circuit operation waveform




Fig 46.  $V_{DD}$  and  $V_{RST}$

### (3) Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and rises again, depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 46);

supply voltage does not fall below to  $V_{RST}$ , and its voltage rises again with no reset.

In such a case, please design a system which supply voltage is once reduced below to  $V_{RST}$  and re-goes up after that.

**RAM BACK-UP MODE**

The 4571 Group has the RAM back-up mode.

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM.

Table 19 shows the function and states retained at RAM back-up. Figure 47 shows the state transition.

**(1) Identification of the start condition**

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

**(2) Warm start condition**

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF instruction and POF instruction continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

**(3) Cold start condition**

The CPU starts executing the program from address 0 in page 0 when;

- "L" level is applied to  $\overline{\text{RESET}}$  pin,
- system reset (SRST) is performed,
- reset by watchdog timer is performed,
- reset by the built-in power-on reset circuit is performed, or
- reset by the voltage drop detection circuit is performed.

In this case, the P flag is "0."

**Table 19 Functions and states retained at RAM back-up**

Function	RAM back-up
Program counter (PC), stack pointer (SP) (Table 2), carry flag (CY), registers A, B	×
Contents of RAM	O
Interrupt control registers V1, V2	×
Interrupt control registers I1, I2	O
Clock control register MR	×
Timer 1, Timer 2, Timer 3 function	(Note 3)
Watchdog timer function	× (Note 4)
Timer control registers PA, W3	×
Timer control registers W1, W2, W5	O
Voltage drop detection circuit	(Note 5)
Port level	(Note 6)
Key-on wakeup control registers K0 to K2, L1	O
Pull-up control registers PU0 to PU2	O
Port output structure control registers FR0, FR1	O
External interrupt request flags (EXF0, EXF1)	×
Timer interrupt request flags (T1F, T2F, T3F)	(Note 3)
Voltage drop detection circuit interrupt request flag (VDF)	×
Interrupt enable flag (INTE)	×
Watchdog timer flags (WDF1, WDF2)	× (Note 4)
Watchdog timer enable flag (WEF)	× (Note 4)

Note 1. "O" represents that the function can be retained, and "×" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

Note 2. The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

Note 3. The state of the timer is undefined.

Note 4. Initialize the watchdog timer flag WDF1 with the WRST instruction, and then set the system to be in the RAM back-up mode.

Note 5. The voltage drop detection circuit is invalid.

Note 6. C/CNTR pin outputs "L" level. Other ports retain their output levels.

**(4) Return signal**

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 20 shows the return condition for each return source.

**(5) Control registers**

- Key-on wakeup control register K0

Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K1

Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K1 to register A.

- Key-on wakeup control register K2

Register K2 controls the ports K and P2 key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

- Key-on wakeup control register L1

Register L1 controls the selection of the selection of the INT0 pin return condition and INT0 pin key-on wakeup function and the selection of the INT1 pin return condition and INT1 pin key-on wakeup function. Set the contents of this register through register A with the TL1A instruction. In addition, the TAL1 instruction can be used to transfer the contents of register L1 to register A.

- Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

- Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.

- Pull-up control register PU2


Register PU2 controls the ON/OFF of the ports P2 pull-up transistor. Set the contents of this register through register A with the TPU2A instruction. In addition, the TAPU2 instruction can be used to transfer the contents of register PU2 to register A.

- Interrupt control register I1


Register I1 controls the valid waveform/level of the INT0 pin and the input control of INT0 pin. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

**Table 20 Return source and return condition**


Return source		Return condition	Remarks
External wakeup signal	Port P0 <sub>0</sub> –P0 <sub>3</sub> Port P1 <sub>0</sub> –P1 <sub>3</sub> Port P2 <sub>0</sub> , P2 <sub>1</sub> Port K	Return by an external falling edge ("H" → "L") input.	The key-on wakeup function can be selected by one port unit. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.
	INT pin	Return by an external "H" level or "L" level input, or falling edge ("H" → "L") or rising edge ("L" → "H"). When the return level is input, the EXF0 flag is not set.	The key-on wakeup function can be selected by one port unit. Select the return level ("L" level or "H" level) with the register I1 and return condition (level or edge) with the register L1 according to the external state before going into the RAM back-up state.



**Fig 47. State transition**



**Fig 48. Set source and clear source of the P flag**



**Fig 49. Start condition identified example using the SNZP instruction**

**Table 21 Key-on wakeup control registers**

Key-on wakeup control register K0		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	R/W TAK0/TK0A
K0 <sub>3</sub>	Port P0 <sub>3</sub> key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K0 <sub>2</sub>	Port P0 <sub>2</sub> key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K0 <sub>1</sub>	Port P0 <sub>1</sub> key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K0 <sub>0</sub>	Port P0 <sub>0</sub> key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K1		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	R/W TAK1/TK1A
K1 <sub>3</sub>	Port P1 <sub>3</sub> key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K1 <sub>2</sub>	Port P1 <sub>2</sub> key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K1 <sub>1</sub>	Port P1 <sub>1</sub> key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K1 <sub>0</sub>	Port P1 <sub>0</sub> key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K2		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	R/W TAK2/TK2A
K2 <sub>3</sub>	Not used	0	This bit has no function, but read/write is enabled.		
		1			
K2 <sub>2</sub>	Port K key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K2 <sub>1</sub>	Port P2 <sub>1</sub> key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K2 <sub>0</sub>	Port P2 <sub>0</sub> key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register L1		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	R/W TAL1/TL1A
L1 <sub>3</sub>	INT1 pin return condition selection bit	0	Return by level		
		1	Return by edge		
L1 <sub>2</sub>	INT1 pin valid waveform/level selection bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
L1 <sub>1</sub>	INT0 pin return condition selection bit	0	Return by level		
		1	Return by edge		
L1 <sub>0</sub>	INT0 pin key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Note 1. "R" represents read enabled, and "W" represents write enabled.

**Table 22 Pull-up control registers**

Pull-up control register PU0		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	R/W TAPU0/TPU0A
PU0 <sub>3</sub>	Port P0 <sub>3</sub> pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU0 <sub>2</sub>	Port P0 <sub>2</sub> pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU0 <sub>1</sub>	Port P0 <sub>1</sub> pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU0 <sub>0</sub>	Port P0 <sub>0</sub> pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		

Pull-up control register PU1		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	R/W TAPU1/TPU1A
PU1 <sub>3</sub>	Port P1 <sub>3</sub> pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU1 <sub>2</sub>	Port P1 <sub>2</sub> pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU1 <sub>1</sub>	Port P1 <sub>1</sub> pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU1 <sub>0</sub>	Port P1 <sub>0</sub> pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		

Pull-up control register PU2		at reset : 0000 <sub>2</sub>		at RAM back-up : state retained	R/W TAPU2/TPU2A
PU2 <sub>3</sub>	Not used	0	This bit has no function, but read/write is enabled.		
		1			
PU2 <sub>2</sub>	Not used	0	This bit has no function, but read/write is enabled.		
		1			
PU2 <sub>1</sub>	Port P2 <sub>1</sub> pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		
PU2 <sub>0</sub>	Port P2 <sub>0</sub> pull-up transistor control bit	0	Pull-up transistor OFF		
		1	Pull-up transistor ON		

Note 1. "R" represents read enabled, and "W" represents write enabled.



## CLOCK CONTROL

The clock control circuit consists of the following circuits.

- Ceramic oscillation circuit
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 50 shows the structure of the clock control circuit.




Fig 50. Clock control circuit structure

### (1) Ceramic resonator

When the ceramic resonator is used as the main clock ( $f(XIN)$ ), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. A feedback resistor is built in between pins XIN and XOUT (Figure 51).

### (2) External clock

When the external signal clock is used for the main clock ( $f(XIN)$ ), connect the XIN pin to the clock source and leave XOUT pin open (Figure 52).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition).

Also, note that the RAM back-up mode (POF instruction) cannot be used when using the external clock.

### (3) Clock control register MR

Register MR controls the selection of operation mode. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.




Fig 51. Ceramic resonator external circuit




Fig 52. External clock input circuit

Table 23 Return source and return condition

Clock control register MR		at reset : 11112		at RAM back-up : 11112	R/W TAMR/TMRA
MR3	Operation mode selection bits	MR3	MR2	Operation mode	
		0	0	Through mode (frequency not divided)	
MR2		0	1	Frequency divided by 2 mode	
		1	0	Frequency divided by 4 mode	
		1	1	Frequency divided by 8 mode	
MR1	Not used	0	This bit has no function, but read/write is enabled.		
		1			
MR0	Not used	0	This bit has no function, but read/write is enabled.		
		1			

Note 1. "R" represents read enabled, and "W" represents write enabled.

### QzROM Writing Mode

In the QzROM writing mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial pro-programmer which is applicable for this microcomputer. Table 24 lists the pin description (QzROM writing mode) and Figure 53 shows the pin connections.

Refer to Figure 54 for examples of a connection with a serial programmer.

Contact the manufacturer of your serial programmer for serial pro-programmer. Refer to the user's manual of your serial programmer for details on how to use it.

**Table 24 Pin description (QzROM writing mode)**

Pin	Name	I/O	Function
VDD	Power source	—	• Power supply voltage pin.
VSS	GND	—	• GND pin.
K	VPP input	—	• QzROM programmable power source pin.
P01	SDA input/output	I/O	• QzROM serial data I/O pin.
P00	SCLK input	Input	• QzROM serial clock input pin.
P10	PGM input	Input	• QzROM read/program pulse input pin.
RESET	Reset input	Input	• Reset input pin. • Input "L" level signal.
XIN	Clock input	—	• Either connect an oscillation circuit or connect XIN pin to VSS and leave the XOUT pin open.
XOUT	Clock output	—	
P02, P03, P11–P13, P20/INT0, P21/INT1, P30, P31, D0–D3, D4/CNTR0, C/CNTR1	I/O port	I/O	• Input "H" or "L" level signal or leave the pin open.




Fig 53. Pin connection diagram




Fig 54. When using programmer of Suisai Electronics System Co., LTD, connection example

#### DATA REQUIRED FOR QzROM WRITING ORDERS

The following are necessary when ordering a QzROM product shipped after writing:

1. QzROM Writing Confirmation Form\*
2. Mark Specification Form\*
3. ROM data.....Mask file

\* For the QzROM writing confirmation form and the mark specification form, refer to the "Renesas Technology Corp." Homepage (<http://www.renesas.com/homepage.jsp>).

Note that we cannot deal with special font marking (customer's trademark etc.) in QzROM microcomputer.

## LIST OF PRECAUTIONS

### (1) Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1  $\mu$ F) between pins VDD and VSS at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

Port K is also used as VPP pin. Accordingly, when using this pin, connect this pin to VSS or VDD. Do not leave this pin open. When port is used for key matrix, connect it to VDD through a pull-up resistor.

### (2) Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

### (3) Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

### (4) Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

### (5) Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

### (6) Stack registers (SKS)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

### (7) Multifunction

- The input of D4 can be used even when CNTR0 (output) is selected. The input/output of D4 can be used even when CNTR0 (input) is selected. Be careful when using inputs of both CNTR0 and D4 since the input threshold value of CNTR0 pin is different from that of port D4.
- "H" output function of port C can be used even when the CNTR1 (output) is used.
- The input/output of P20 can be used even when INT0 is used. Be careful when using inputs of both INT0 and P20 since the input threshold value of INT0 pin is different from that of port P20.
- The input/output of P21 can be used even when INT1 is used. Be careful when using inputs of both INT1 and P21 since the input threshold value of INT1 pin is different from that of port P21.

### (8) Power-on reset

When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100  $\mu$ s or less.

If the rising time exceeds 100  $\mu$ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

### (9) POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.

### (10)P20/INT0 pin

#### (1) Bit 3 of register I1

When the input of the P20/INT0 pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P20/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 55) and then, change the bit 3 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 55).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 55).




Fig 55. External 0 interrupt program example-1

#### (3) Bit 2 of register I1

When the interrupt valid waveform of the P20/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the P20/INT0 pin, the external 1 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 57) and then, change the bit 2 of register I1 is changed.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 57).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 57).




Fig 57. External 0 interrupt program example-3

#### (2) Bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.

- When the INT0 pin input is disabled (register I13 = "0"), set the key-on wakeup of INT0 pin to be invalid (register L10 = "0") before system enters to the RAM back-up mode. (refer to (1) in Figure 56).




Fig 56. External 0 interrupt program example-2



### (11)P21/INT1 pin

#### (1) Bit 3 of register I2

When the input of the P21/INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

- Depending on the input state of the P21/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to (1) in Figure 58) and then, change the bit 3 of register I2. In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to (2) in Figure 58).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to (3) in Figure 58).

⋮		
LA	4	; (x0x2)
TV1A		; The SNZ1 instruction is valid ..... (1)
LA	8	; (1xx2)
TI1A		; Control of INT1 pin input is changed
NOP		..... (2)
SNZ0		; The SNZ1 instruction is executed (EXF1 flag cleared)
NOP		..... (3)
⋮		

×: these bits are not used here.

Fig 58. External 1 interrupt program example-1

#### (2) Bit 3 of register I2

When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.

- When the INT1 pin input is disabled (register I23 = "0"), set the key-on wakeup of INT1 pin to be invalid (register L20 = "0") before system enters to the RAM back-up mode. (refer to (1) in Figure 59)

⋮		
LA	0	; (x0xx2)
TL1A		; INT1 key-on wakeup disabled .....(1)
DI		
EPOF		
POF		; RAM back-up
⋮		

×: these bits are not used here.

Fig 59. External 1 interrupt program example-2

#### (3) Bit 2 of register I2

When the interrupt valid waveform of the P21/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

- Depending on the input state of the P21/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to (1) in Figure 60) and then, change the bit 2 of register I2 is changed.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to (2) in Figure 60).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to (3) in Figure 60).

⋮		
LA	4	; (x0x2)
TV1A		; The SNZ1 instruction is valid .....(1)
LA	12	; (1xx2)
TI1A		; Interrupt valid waveform is changed
NOP		.....(2)
SNZ0		; The SNZ1 instruction is executed (EXF1 flag cleared)
NOP		.....(3)
⋮		

×: these bits are not used here.

Fig 60. External 1 interrupt program example-3

### (12) Prescaler

Stop prescaler counting and then execute the TABPS instruction to read its data.

Stop prescaler counting and then execute the TPSAB instruction to write data to prescaler.

### (13) Timer count source

Stop timer 1, 2 or 3 counting to change its count source.

### (14) Reading the count value

Stop timer 1, 2 or 3 counting and then execute the TAB1, TAB2 or TAB3 instruction to read its data.

### (15) Writing to the timer

Stop timer 1, 2 or 3 counting and then execute the T1AB, T2AB, T3AB or T3R3L instruction to write data to timer.

### (16) Writing to reload register

In order to write a data to the reload register R1 while the timer 1 is operating, execute the TR1AB instruction except a timing of the timer 1 underflow.

In order to write a data to the reload register R3H while the timer 3 is operating, execute the T3HAB instruction except a timing of the timer 3 underflow.

### (17) PWM signal

If the timer 3 count stop timing and the timer 3 underflow timing overlap during output of the PWM signal, a hazard may occur in the PWM output waveform.

When "H" interval expansion function of the PWM signal is used, set "1" or more to reload register R3H.

Set the port C output latch to "0" to output the PWM signal from C/CNTR1 pin.

### (18) Prescaler, timer 1, timer 2 and timer 3 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) in Figure 61 after prescaler and timer operations start (1) in Figure 61.

Time to first underflow (3) in Figure 61 is shorter (for up to 1 period of the count source) than time among next underflow (4) in Figure 61 by the timing to start the timer and count source operations after count starts.

When selecting CNTR0 input as the count source of timer 1, timer 1 operates synchronizing with the count edge (falling edge or rising edge) of CNTR0 input selected by software.




Fig 61. Timer count start timing and count time when operation starts

### (19) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.
- When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state. Also, set the NOP instruction after the WRST instruction, for the case when a skip is performed with the WRST instruction.

### (20) External clock

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition).

Also, note that the RAM back-up mode (POF instruction) cannot be used when using the external clock.

### (21) QzROM

- (1) Be careful not to apply overvoltage to MCU. The contents of QzROM may be overwritten because of overvoltage. Take care especially at turning on the power.
- (2) As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx.0.1 % may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

### (22) Notes On ROM Code Protect (QzROM product shipped after writing)

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled.

Note that the mask file which has nothing at the ROM option data or has the data other than "0016" and "FF16" can not be accepted.

## NOTES ON NOISE

Countermeasures against noise are described below.

The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

### 1. Shortest wiring length

#### (1) Wiring for $\overline{\text{RESET}}$ pin

Make the length of wiring which is connected to the  $\overline{\text{RESET}}$  pin as short as possible. Especially, connect a capacitor across the  $\overline{\text{RESET}}$  pin and the VSS pin with the shortest possible wiring.

<Reason>

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the  $\overline{\text{RESET}}$  pin is required.

If noise having a shorter pulse width than this is input to the  $\overline{\text{RESET}}$  input pin, the reset is released before the internal state of the microcomputer is completely initialized.

This may cause a program runaway.




Fig 62. Wiring for the RESET pin

#### (2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the VSS pin of a microcomputer as short as possible.
- Separate the VSS pattern only for oscillation from other VSS patterns.

<Reason>

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the VSS level of a microcomputer and the VSS level of an oscillator, the correct clock will not be input in the microcomputer.




Fig 63. Wiring for clock I/O pins

#### (3) Port K Wiring

Do not leave port K open. Always connect it to the VDD pin or VSS pin using the thickest wire at the shortest distance.

When port K is used for key matrix, connect it to the VDD pin through a pull-up resistor.

In that case too, place a pull-up resistor close to port K and connect it to port K or the VDD pin using the thickest wire at the shortest distance as above.

<Reason>

Port K is also used as the power source input pin (VPP pin) for the built-in QzROM.

When programming to the QzROM, the impedance of port K is low so that the electric writing current will flow into the QzROM. This allows noise to enter easily. If noise enters from port K, abnormal instruction codes or data are read from the QzROM, which may cause a program runaway.




Fig 64. Wiring for port K

## 2. Connection of bypass capacitor across Vss line and VDD line

Connect an approximately 0.1  $\mu\text{F}$  bypass capacitor across the Vss line and the VDD line as follows:

- Connect a bypass capacitor across the Vss pin and the VDD pin at equal length.
- Connect a bypass capacitor across the Vss pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and VDD line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the VDD pin.




Fig 65. Bypass capacitor across the Vss line and the VDD line

## 3. Wiring to analog input pins

- Connect an approximately 100  $\Omega$  to 1 k $\Omega$  resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

### <Reason>

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.




Fig 66. Analog signal line and a resistor and a capacitor

#### 4. Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

- (1) Keeping oscillator away from large current signal lines  
 Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

<Reason>

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

- (2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

<Reason>

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig 67. Wiring for a large current signal line




Fig 68. Wiring to a signal line where potential levels change frequently

- (3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig 69. Vss pattern on the underside of an oscillator

#### 5. Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

- Connect a resistor of 100  $\Omega$  or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.

#### 6. Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software. In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

#### <The main routine>

- Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

$N+1 \geq (\text{Counts of interrupt processing executed in each main routine})$

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

#### <The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.




Fig 70. Watchdog timer by software

## CONTROL REGISTERS

Interrupt control register V1		at reset : 0000 <sub>2</sub>	at RAM back-up : 0000 <sub>2</sub>	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)	
		1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt enable bit	0	Interrupt disabled (SNZ1 instruction is valid)	
		1	Interrupt enabled (SNZ1 instruction is invalid)	
V10	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid)	

Interrupt control register V2		at reset : 0000 <sub>2</sub>	at RAM back-up : 0000 <sub>2</sub>	R/W TAV2/TV2A
V23	Voltage drop detector interrupt enable bit	0	Interrupt disabled (SNZVD instruction is valid)	
		1	Interrupt enabled (SNZVD instruction is invalid)	
V22	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V21	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V20	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)	
		1	Interrupt enabled (SNZT3 instruction is invalid)	

Interrupt control register I1		at reset : 0000 <sub>2</sub>	at RAM back-up : state retained	R/W TAI1/TI1A
I13	INT0 pin input control bit (Note 2)	0	INT0 pin input disabled	
		1	INT0 pin input enabled	
I12	Interrupt valid waveform for INT0 pin/ return level selection bit (Note 2)	0	Falling waveform ("L" level of INT0 pin is recognized with the SNZIO instruction)/"L" level	
		1	Rising waveform ("H" level of INT0 pin is recognized with the SNZIO instruction)/"H" level	
I11	INT0 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I10	INT0 pin timer 1 control enable bit	0	Timer 1 disabled	
		1	Timer 1 enabled	

Interrupt control register I2		at reset : 0000 <sub>2</sub>	at RAM back-up : state retained	R/W TAI2/TI2A
I23	INT1 pin input control bit (Note 3)	0	INT0 pin input disabled	
		1	INT0 pin input enabled	
I22	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 3)	0	Falling waveform ("L" level of INT0 pin is recognized with the SNZI1 instruction)/"L" level	
		1	Rising waveform ("H" level of INT0 pin is recognized with the SNZI1 instruction)/"H" level	
I21	INT1 pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I20	Not used	0	This bit has no function, but read/write is enabled.	
		1		

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set.

Note 3. When the contents of I22 and I23 are changed, the external interrupt request flag EXF1 may be set.

Timer control register PA		at reset : 002		at RAM back-up : 002	W TPAA
PA1	Prescaler count source selection bit	0	Instruction clock (INSTCK)		
		1	Instruction clock divided by 4 (INSTCK)/4		
PA0	Prescaler control bit	0	Stop (state initialized)		
		1	Operating		

Timer control register W1		at reset : 00002		at RAM back-up : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection bit (Note 2)	0	Timer 1 count auto-stop circuit not selected		
		1	Timer 1 count auto-stop circuit selected		
W12	Timer 1 control bit	0	Stop (state retained)		
		1	Operating		
W11	Timer 1 count source selection bits	W11	W10	Count source	
		0	0	PWM output (PWMOUT)	
		0	1	Prescaler output (ORCLK)	
		1	0	System clock (STCK)	
W10		1	1	CNTR0 input	

Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W TAW2/TW2A
W23	CNTR0 pin function selection bit	0	Timer 1 underflow signal divided by 2 output		
		1	Timer 2 underflow signal divided by 2 output		
W22	Timer 2 control bit	0	Stop (state retained)		
		1	Operating		
W21	Timer 2 count source selection bits	W21	W20	Count source	
		0	0	PWM output (PWMOUT)	
		0	1	Prescaler output (ORCLK)	
		1	0	System clock (STCK)	
W20		1	1	Timer 1 underflow signal (T1UDF)	

Timer control register W3		at reset : 00002		at RAM back-up : 00002	R/W TAW3/TW3A
W33	CNTR1 pin output control bit	0	CNTR1 pin output invalid		
		1	CNTR1 pin output valid		
W32	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid		
		1	PWM signal "H" interval expansion function valid		
W31	Timer 3 control bit	0	Stop (state retained)		
		1	Operating		
W30	Timer 3 count source selection bit	0	XIN input		
		1	Prescaler output/2		

Timer control register W5		at reset : 00002		at RAM back-up : state retained	R/W TAW5/TW5A
W53	Timer 1 count start synchronous circuit selection bit (Note 3)	0	Count start synchronous circuit not selected		
		1	Count start synchronous circuit selected		
W52	CNTR0 pin input count edge selection bit	0	Falling edge		
		1	Rising edge		
W51	CNTR 1 pin output auto-control circuit selection bit	0	Output auto-control circuit not selected		
		1	Output auto-control circuit selected		
W50	D4/CNTR0 pin function selection bit	0	D4 (I/O) / CNTR0 (input)		
		1	D4 (input) /CNTR0 (I/O)		

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. This function is valid only when the INTO pin/timer 1 control is enabled (I10 = "1") and the timer 1 count start synchronous circuit is selected (W53 = "1").

Note 3. This function is valid only when the INTO pin/timer 1 control is enabled (I10 = "1").



Clock control register MR		at reset : 11112		at RAM back-up : 11112		R/W TAMR/TMRA
MR3	Operation mode selection bits	MR3	MR2	Operation mode		
		0	0	Through mode (frequency not divided)		
MR2		0	1	Frequency divided by 2 mode		
		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided by 8 mode		
MR1	Not used	0	This bit has no function, but read/write is enabled.			
		1				
MR0	Not used	0	This bit has no function, but read/write is enabled.			
		1				

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W TAK0/TK0A
K03	Port P03 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K02	Port P02 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K01	Port P01 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K00	Port P00 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K1		at reset : 00002		at RAM back-up : state retained	R/W TAK1/TK1A
K13	Port P13 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K12	Port P12 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K11	Port P11 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K10	Port P10 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register K2		at reset : 00002		at RAM back-up : state retained	R/W TAK2/TK2A
K23	Not used	0	This bit has no function, but read/write is enabled.		
		1			
K22	Port K key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K21	Port P21 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		
K20	Port P20 key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Key-on wakeup control register L1		at reset : 00002		at RAM back-up : state retained	R/W TAL1/TL1A
L13	INT1 pin return condition selection bit	0	Return by level		
		1	Return by edge		
L12	INT1 pin valid waveform/ level selection bit	0	Falling waveform/"L" level		
		1	Rising waveform/"H" level		
L11	INT0 pin return condition selection bit	0	Return by level		
		1	Return by edge		
L10	INT0 pin key-on wakeup control bit	0	Key-on wakeup not used		
		1	Key-on wakeup used		

Note 1. "R" represents read enabled, and "W" represents write enabled.

Pull-up control register PU0		at reset : 00002	at RAM back-up : state retained	R/W TAPU0/TPU0A
PU0 <sub>3</sub>	Port P0 <sub>3</sub> pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU0 <sub>2</sub>	Port P0 <sub>2</sub> pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU0 <sub>1</sub>	Port P0 <sub>1</sub> pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU0 <sub>0</sub>	Port P0 <sub>0</sub> pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU1		at reset : 00002	at RAM back-up : state retained	R/W TAPU1/TPU1A
PU1 <sub>3</sub>	Port P1 <sub>3</sub> pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU1 <sub>2</sub>	Port P1 <sub>2</sub> pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU1 <sub>1</sub>	Port P1 <sub>1</sub> pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU1 <sub>0</sub>	Port P1 <sub>0</sub> pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU2		at reset : 00002	at RAM back-up : state retained	R/W TAPU2/TPU2A
PU2 <sub>3</sub>	Not used	0	This bit has no function, but read/write is enabled.	
		1		
PU2 <sub>2</sub>	Not used	0	This bit has no function, but read/write is enabled.	
		1		
PU2 <sub>1</sub>	Port P2 <sub>1</sub> pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU2 <sub>0</sub>	Port P2 <sub>0</sub> pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Port output structure control register FR0		at reset : 00002	at RAM back-up : state retained	W TFR0A
FR0 <sub>3</sub>	Not used	0	This bit has no function, but read/write is enabled.	
		1		
FR0 <sub>2</sub>	Not used	0	This bit has no function, but read/write is enabled.	
		1		
FR0 <sub>1</sub>	Port P3 <sub>1</sub> output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR0 <sub>0</sub>	Port P3 <sub>0</sub> output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	

Port output structure control register FR1		at reset : 00002	at RAM back-up : state retained	W TFR1A
FR1 <sub>3</sub>	Port D <sub>3</sub> output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR1 <sub>2</sub>	Port D <sub>2</sub> output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR1 <sub>1</sub>	Port D <sub>1</sub> output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR1 <sub>0</sub>	Port D <sub>0</sub> output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	

Note 1. "R" represents read enabled, and "W" represents write enabled.

## INSTRUCTIONS

Each instruction is described as follows;

1. Index list of instruction function
2. Machine instructions (index by alphabet)
3. Machine instructions (index by function)
4. Instruction code table


The symbols shown below are used in the following list of instruction function and the machine instructions.

## SYMBOL

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	T1F	Timer 1 interrupt request flag
B	Register B (4 bits)	T2F	Timer 2 interrupt request flag
DR	Register DR (3 bits)	T3F	Timer 3 interrupt request flag
E	Register E (8 bits)	WDF1	Watchdog timer flag
V1	Interrupt control register V1 (4 bits)	WEF	Watchdog timer enable flag
V2	Interrupt control register V2 (4 bits)	INTE	Interrupt enable flag
I1	Interrupt control register I1 (4 bits)	EXF0	External 0 interrupt request flag
I2	Interrupt control register I2 (4 bits)	EXF1	External 1 interrupt request flag
PA	Timer control register PA (2 bits)	VDF	Voltage drop detection circuit interrupt request flag
W1	Timer control register W1 (4 bits)	P	Power down flag
W2	Timer control register W2 (4 bits)	D	Port D (5 bits)
W3	Timer control register W3 (4 bits)	P0	Port P0 (4 bits)
W5	Timer control register W5 (4 bits)	P1	Port P1 (4 bits)
MR	Clock control register MR (4 bits)	P2	Port P2 (2 bits)
K0	Key-on wakeup control register K0 (4 bits)	P3	Port P3 (2 bits)
K1	Key-on wakeup control register K1 (4 bits)	x	Hexadecimal variable
K2	Key-on wakeup control register K2 (4 bits)	y	Hexadecimal variable
L1	Key-on wakeup control register L1 (4 bits)	z	Hexadecimal variable
PU0	Pull-up control register PU0 (4 bits)	p	Hexadecimal variable
PU1	Pull-up control register PU1 (4 bits)	n	Hexadecimal constant
PU2	Pull-up control register PU2 (4 bits)	i	Hexadecimal constant
FR0	Port output structure control register FR0 (4 bits)	j	Hexadecimal constant
FR1	Port output structure control register FR1 (4 bits)	A3 A2 A1 A0	Binary notation of hexadecimal variable A (same for others)
X	Register X (4 bits)	←	Direction of data movement
Y	Register Y (4 bits)	( )	Contents of registers and memories
Z	Register Z (2 bits)	–	Negate, Flag unchanged after executing instruction
DP	Data pointer (10 bits) (It consists of registers X, Y, and Z)	M (DP)	RAM address pointed by the data pointer
PC	Program counter (14 bits)	a	Label indicating address a6 a5 a4 a3 a2 a1 a0
PCH	High-order 7 bits of program counter	p, a	Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p6 p5 p4 p3 p2 p1 p0
PCL	Low-order 7 bits of program counter	C	Hex. C + Hex. number x (also same for others)
SK	Stack register (14 bits × 8)	+	
SP	Stack pointer (3 bits)	x	
CY	Carry flag	?	Decision of state shown before “?”
RPS	Prescaler reload register (8 bits)	← →	Data exchange between a register and memory
R1L	Timer 1 reload register (8 bits)	AND	Logical multiplication
R2	Timer 2 reload register (8 bits)	OR	Logical addition
R3L	Timer 3 reload register (8 bits)		
R3H	Timer 3 reload register (8 bits)		
PS	Prescaler		
T1	Timer 1		
T2	Timer 2		
T3	Timer 3		

Note 1. The 4571 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes “1” if the TABP p, RT, or RTS instruction is skipped.

# INDEX LIST OF INSTRUCTION FUNCTION

Group ing	Mnemonic	Function	Page	Group ing	Mnemonic	Function	Page
Register to register transfer	TAB	$(A) \leftarrow (B)$	88, 103	Arithmetic operation	LA n	$(A) \leftarrow n$ $n = 0 \text{ to } 15$	76, 105
	TBA	$(B) \leftarrow (A)$	95, 103		TABP p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(UPTF) = 1,$ $(DR2) \leftarrow 0$ $(DR1, DR0) \leftarrow (ROM(PC))_{9,8}$ $(B) \leftarrow (ROM(PC))_{7-4}$ $(A) \leftarrow (ROM(PC))_{3-0}$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	89, 105
	TAY	$(A) \leftarrow (Y)$	95, 103		AM	$(A) \leftarrow (A) + (M(DP))$	71, 105
	TYA	$(Y) \leftarrow (A)$	101, 103		AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow \text{Carry}$	71, 105
	TEAB	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$	96, 103		A n	$(A) \leftarrow (A) + n$ $n = 0 \text{ to } 15$	71, 105
	TABE	$(B) \leftarrow (E7-E4)$ $(A) \leftarrow (E3-E0)$	89, 103		AND	$(A) \leftarrow (A) \text{AND}(M(DP))$	71, 105
	TDA	$(DR2-DR0) \leftarrow (A2-A0)$	95, 103		OR	$(A) \leftarrow (A) \text{OR}(M(DP))$	78, 105
	TAD	$(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$	90, 103		SC	$(CY) \leftarrow 1$	82, 105
	TAZ	$(A1, A0) \leftarrow (Z1, Z0)$ $(A3, A2) \leftarrow 0$	95, 103		RC	$(CY) \leftarrow 0$	80, 105
	TAX	$(A) \leftarrow (X)$	94, 103		SZC	$(CY) = 0 ?$	86, 105
	TASP	$(A2-A0) \leftarrow (SP2-SP0)$ $(A3) \leftarrow 0$	93, 103		CMA	$(A) \leftarrow \overline{(A)}$	73, 105
					RAR		79, 105
RAM addresses	LXY x, y	$(X) \leftarrow x, x = 0 \text{ to } 15$ $(Y) \leftarrow y, y = 0 \text{ to } 15$	77, 103	Bit operation	SB j	$(M_j(DP)) \leftarrow 1$ $j = 0 \text{ to } 3$	81, 105
	LZ z	$(Z) \leftarrow z, z = 0 \text{ to } 3$	77, 103		RB j	$(M_j(DP)) \leftarrow 0$ $j = 0 \text{ to } 3$	79, 105
	INY	$(Y) \leftarrow (Y) + 1$	76, 103		SZB j	$(M_j(DP)) = 0 ?$ $j = 0 \text{ to } 3$	86, 105
	DEY	$(Y) \leftarrow (Y) - 1$	74, 103	Comparison operation	SEAM	$(A) = (M(DP)) ?$	83, 107
RAM to register transfer	TAM j	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$	91, 103		SEA n	$(A) = n$ $n = 0 \text{ to } 15$	83, 107
	XAM j	$(A) \longleftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$	102, 103	Branch operation	B a	$(PCL) \leftarrow a6-a0$	72, 107
	XAMD j	$(A) \longleftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$	102, 103		BL p, a	$(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$	72, 107
	XAMI j	$(A) \longleftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$	102, 103		BLA p	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	72, 107
	TMA j	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$	98, 103				

M34571G4: p=0 to 31  
M34571G6: p=0 to 47  
M34571GD: p=0 to 127

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group ing	Mnemonic	Function	Page	Group ing	Mnemonic	Function	Page
Subroutine operation	BM a	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6-a0	72, 107	Timer operation	TPAA	(PA0) ← (A0)	98, 109
	BML p, a	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (PCL) ← a6-a0	73, 107		TAW1	(A) ← (W1)	93, 109
	BMLA p	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (PCL) ← (DR2-DR0, A3-A0)	73, 107		TW1A	(W1) ← (A)	100, 109
Return operation	RTI	(PC) ← (SK(SP)) (SP) ← (SP) - 1	81, 107		TAW2	(A) ← (W2)	94, 109
	RT	(PC) ← (SK(SP)) (SP) ← (SP) - 1	80, 107		TW2A	(W2) ← (A)	101, 109
	RTS	(PC) ← (SK(SP)) (SP) ← (SP) - 1	81, 107		TAW3	(A) ← (W3)	94, 109
Interrupt operation	DI	(INTE) ← 0	74, 109		TW3A	(W3) ← (A)	101, 109
	EI	(INTE) ← 1	74, 109		TAW5	(A) ← (W5)	94, 109
	SNZ0	V10 = 0 : (EXF0) = 1 ? (EXF0) ← 0 V10 = 1 : NOP	83, 109		TW5A	(W5) ← (A)	101, 109
	SNZI0	I12 = 0 : (INT0) = "L" ? I12 = 1 : (INT0) = "H" ?	84, 109		TABPS	(B) ← (TPS7-TPS4) (A) ← (TPS3-TPS0)	89, 111
	SNZ1	V11 = 0 : (EXF1) = 1 ? (EXF1) ← 0 V11 = 1 : NOP	83, 109		TPSAB	(RPS7-RPS4) ← (B) (TPS7-TPS4) ← (B) (RPS3-RPS0) ← (A) (TPS3-TPS0) ← (A)	99, 111
	SNZI1	I22 = 0 : (INT1) = "L" ? I22 = 1 : (INT1) = "H" ?	84, 109		TAB1	(B) ← (T17-T14) (A) ← (T13-T10)	88, 111
	TAV1	(A) ← (V1)	93, 109		T1AB	(R17-R14) ← (B) (T17-T14) ← (B) (R13-R10) ← (A) (T13-T10) ← (A)	87, 111
	TV1A	(V1) ← (A)	100, 109		TR1AB	(R17-R14) ← (B) (R13-R10) ← (A)	100, 111
	TAV2	(A) ← (V2)	93, 109		TAB2	(B) ← (T27-T24) (A) ← (T23-T20)	88, 111
	TV2A	(V2) ← (A)	100, 109		T2AB	(R27-R24) ← (B) (T27-T24) ← (B) (R23-R20) ← (A) (T23-T20) ← (A)	87, 111
	TAI1	(A) ← (I1)	90, 109		TAB3	(B) ← (T37-T34) (A) ← (T33-T30)	89, 111
	TI1A	(I1) ← (A)	96, 109		T3AB	(R3L7-R3L4) ← (B) (T37-T34) ← (B) (R3L3-R3L0) ← (A) (T33-T30) ← (A)	87, 111
	TAI2	(A) ← (I2)	90, 109		T3R3L	(T37-T30) ← (R3L7-R3L0)	88, 111
	TI2A	(I2) ← (A)	97, 109		T3HAB	(R3H7-R3H4) ← (B) (R3H3-R3H0) ← (A)	87, 111

M34571G4: p=0 to 31  
M34571G6: p=0 to 47  
M34571GD: p=0 to 127

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group ing	Mnemonic	Function	Page	Group ing	Mnemonic	Function	Page
Timer operation	SNZT1	V12 = 0 : (T1F) = 1 ? (T1F) ← 0 V12 = 1 : SNZT1=NOP	84, 111	Input/Output operation	TAK0	(A) ← (K0)	90, 115
	SNZT2	V13 = 0 : (T2F) = 1 ? (T2F) ← 0 V13 = 1 : SNZT2=NOP	85, 111		TK0A	(K0) ← (A)	97, 115
	SNZT3	V20 = 0 : (T3F) = 1 ? (T3F) ← 0 V20 = 1 : SNZT3=NOP	85, 111		TAK1	(A) ← (K1)	91, 115
Input/Output operation	IAP0	(A) ← (P0)	75, 113		TK1A	(K1) ← (A)	97, 115
	OP0A	(P0) ← (A)	77, 113		TAK2	(A) ← (K2)	91, 115
	IAP1	(A) ← (P1)	75, 113		TK2A	(K2) ← (A)	97, 115
	OP1A	(P1) ← (A)	78, 113		TAL1	(A) ← (L1)	91, 115
	IAP2	(A1, A0) ← (P21, P20) (A3, A2) ← 0	76, 113		TL1A	(L1) ← (A)	98, 115
	OP2A	(P21, P20) ← (A1, A0)	78, 113	Other operation	TAMR	(A) ← (MR)	92, 115
	IAP3	(A1, A0) ← (P31, P30) (A3, A2) ← 0	76, 113		TMRA	(MR) ← (A)	98, 115
	OP3A	(P31, P30) ← (A1, A0)	78, 113		NOP	(PC) ← (PC)+1	77, 115
	CLD	(D) ← 1	73, 113		POF	RAM back-up	79, 115
	RD	(D(Y)) ← 0 (Y) = 0 to 4	80, 113		EPOF	POF instruction valid	75, 115
	SD	(D(Y)) ← 1 (Y) = 0 to 4	82, 113		SNZP	(P) = 1 ?	84, 115
	SZD	(D(Y)) = 0 ? (Y) = 0 to 4	86, 113		SNZVD	V23 = 0 : (VDF) = 1 ? V23 = 0 : NOP	85, 115
	RCP	(C) ← (0)	80, 113		WRST	(WDF1) = 1 ? (WDF1) ← 0	102, 115
	SCP	(C) ← (1)	82, 113		DWDT	Stop of watchdog timer function enabled	74, 115
	IAK	(A0) ← (K) (A3-A1) ← 0	75, 113		SRST	System reset	85, 115
	TFR0A	(FR0) ← (A)	96, 113		RUPT	(UPTF) ← 0	81, 115
	TFR1A	(FR1) ← (A)	96, 113		SUPT	(UPTF) ← 1	86, 115
	TAPU0	(A) ← (PU0)	92, 113		RBK	p6 ← 0 when TABP p instruction is executed	79, 115
	TPU0A	(PU0) ← (A)	99, 113		SBK	p6 ← 1 when TABP p instruction is executed	82, 115
	TAPU1	(A) ← (PU1)	92, 113				
	TPU1A	(PU1) ← (A)	99, 113				
	TAPU2	(A) ← (PU2)	92, 113				
	TPU2A	(PU2) ← (A)	99, 113				

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

### **A n** (Add n and accumulator)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 1 1 0 n n n n	1	1	-	Overflow = 0
Opera- tion:	(A) ← (A) + n n = 0 to 15		Grouping: Arithmetic operation Description: Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.			

### **AM** (Add accumulator and Memory)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 0 0 0 1 0 1 0	1	1	-	-
Opera- tion:	(A) ← (A) + (M(DP))		Grouping: Arithmetic operation Description: Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.			

### **AMC** (Add accumulator, Memory and Carry)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 0 0 0 1 0 1 1	1	1	0/1	-
Opera- tion:	(A) ← (A) + (M(DP)) + (CY) (CY) ← Carry		Grouping: Arithmetic operation Description: Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.			

### **AND** (logical AND between accumulator and memory)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 0 0 1 1 0 0 0	1	1	-	-
Opera- tion:	(A) ← (A) AND (M(DP))		Grouping: Arithmetic operation Description: Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**B a** (Branch to address a)

Instruc- tion code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	1	8	a	16	Number of words	Number of cycles	Flag CY	Skip condition
																1	1	-	-
	0	1	1	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	2	1	8	a	16				
Opera- tion:	(PCL) ← a <sub>6</sub> to a <sub>0</sub>															Grouping: Branch operation			
																Description: Branch within a page : Branches to address a in the identi- cal page.			
																Note: Specify the branch address within the page including this instruction.			

**BL p,a** (Branch Long to address a in page p)

Instruc- tion code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	0	E	p	16	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	1	1	1	p <sub>4</sub>	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	2	0	E	p	16	2	2	-	-
	1	p <sub>6</sub>	p <sub>5</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	2	2	a	a	16	Grouping: Branch operation			
Opera- tion:	(PCH) ← p															Description: Branch out of a page : Branches to address a in page p.			
	(PCL) ← a <sub>6</sub> to a <sub>0</sub>															Note: M34571G4 : p = 0 to 31			
																M34571G6 : p = 0 to 47			
																M34571GD : p = 0 to 127			

**BLA p** (Branch Long to address (D)+(A) in page p)

Instruc- tion code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	0	1	0	16	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	0	0	0	0	2	0	1	0	16	2	2	-	-
	1	p <sub>6</sub>	p <sub>5</sub>	p <sub>4</sub>	0	0	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	2	2	p	p	16	Grouping: Branch operation			
Opera- tion:	(PCH) ← p															Description: Branch out of a page : Branches to address (DR <sub>2</sub> DR <sub>1</sub> DR <sub>0</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) <sub>2</sub> specified by registers D and A in page p.			
	(PCL) ← (DR <sub>2</sub> –R <sub>0</sub> , A <sub>3</sub> –A <sub>0</sub> )															Note: M34571G4 : p = 0 to 31			
																M34571G6 : p = 0 to 47			
																M34571GD : p = 0 to 127			

**BM a** (Branch and Mark to address a in page 2)

Instruc- tion code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	1	a	a	16	Number of words	Number of cycles	Flag CY	Skip condition
	0	1	0	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	2	1	a	a	16	1	1	-	-
Opera- tion:	(SP) ← (SP) + 1															Grouping: Subroutine call operation			
	(SK(SP)) ← (PC)															Description: Call the subroutine in page 2 : Calls the subroutine at address a in page 2.			
	(PCH) ← 2															Note: Subroutine extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.			
	(PCL) ← a <sub>6</sub> –a <sub>0</sub>															Be careful not to over the stack because the maximum level of subroutine nesting is 8.			



MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**BML p,a** (Branch and Mark Long to address a in page p)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
$D_9$ <div>0 0 1 1 0 p<sub>4</sub> p<sub>3</sub> p<sub>2</sub> p<sub>1</sub> p<sub>0</sub></div> $D_0$ <div>0 c<sub>+p</sub> p</div>	2	2	-	-
<div>1 p<sub>6</sub> p<sub>5</sub> a<sub>6</sub> a<sub>5</sub> a<sub>4</sub> a<sub>3</sub> a<sub>2</sub> a<sub>1</sub> a<sub>0</sub></div> <div>2 2 a a</div>	2	2	-	-
Operation: $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a_6-a_0$	Grouping: Subroutine call operation Description: Call the subroutine : Calls the subroutine at address a in page p. Note: M34571G4 : p = 0 to 31 M34571G6 : p = 0 to 47 M34571GD : p = 0 to 127 Be careful not to over the stack because the maximum level of subroutine nesting is 8.			

**BMLA p** (Branch and Mark Long to address (D)+(A) in page p)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
$D_9$ <div>0 0 0 0 1 1 0 0 0 0</div> $D_0$ <div>0 3 0</div>	2	2	-	-
<div>1 p<sub>6</sub> p<sub>5</sub> p<sub>4</sub> 0 0 p<sub>3</sub> p<sub>2</sub> p<sub>1</sub> p<sub>0</sub></div> <div>2 2 p p</div>	2	2	-	-
Operation: $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR_2-DR_0, A_3-A_0)$	Grouping: Subroutine call operation Description: Call the subroutine : Calls the subroutine at address (DR <sub>2</sub> DR <sub>1</sub> DR <sub>0</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) <sub>2</sub> specified by registers D and A in page p. Note: M34571G4 : p = 0 to 31 M34571G6 : p = 0 to 47 M34571GD : p = 0 to 127 Be careful not to over the stack because the maximum level of subroutine nesting is 8.			

**CLD** (CLear port D)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
$D_9$ <div>0 0 0 0 0 1 0 0 0 1</div> $D_0$ <div>0 1 1</div>	1	1	-	-
Operation: $(D) \leftarrow (1)$	Grouping: Input/Output operation Description: Sets (1) to port D.			

**CMA** (CoMplement of Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
$D_9$ <div>0 0 0 0 0 1 1 1 0 0</div> $D_0$ <div>0 1 C</div>	1	1	-	-
Operation: $(A) \leftarrow (\bar{A})$	Grouping: Arithmetic operation Description: Stores the one's complement for register A's contents in register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**DEY** (DEcrement register Y)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 0 0 1 0 1 1 1 2 0 1 7 16			1	1	-	(Y) = 15
Operation: (Y) ← (Y) - 1			Grouping: RAM addresses			
			Description: Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.			

**DI** (Disable Interrupt)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 0 0 0 0 1 0 0 2 0 0 4 16			1	1	-	-
Operation: (INTE) ← 0			Grouping: Interrupt control operation			
			Description: Clears (0) to interrupt enable flag INTE, and disables the interrupt.			
			Note: Interrupt is disabled by executing the DI instruction after executing 1 machine cycle.			

**DWDT** (Disable WatchDog Timer)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
1 0 1 0 0 1 1 1 0 0 2 2 9 C 16			1	1	-	-
Operation: Stop of watchdog timer function enabled			Grouping: Other operation			
			Description: Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.			

**EI** (Enable Interrupt)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 0 0 0 0 1 0 1 2 0 0 5 16			1	1	-	-
Operation: (INTE) ← 1			Grouping: Interrupt control operation			
			Description: Sets (1) to interrupt enable flag INTE, and enables the interrupt.			
			Note: Interrupt is enabled by executing the EI instruction after executing 1 machine cycle.			

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**EPOF** (Enable POF instruction)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 1 0 1 1 0 1 1 2 0 5 B 16			1	1	-	-
Operation: POF instruction valid			Grouping: Other operation			
			Description: Makes the immediate after POF instruction valid by executing the EPOF instruction.			

**IAK** (Input Accumulator from port K)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
1 0 0 1 1 0 1 1 1 1 2 2 6 F 16			1	1	-	-
Operation: (A <sub>0</sub> ) ← (K) (A <sub>3</sub> –A <sub>1</sub> ) ← 0			Grouping: Input/Output operation			
			Description: Transfers the input of port K to the least significant bit (A <sub>0</sub> ) of register A. "0" is stored to the high-order 3 bits (A <sub>3</sub> –A <sub>1</sub> ) of register A.			

**IAP0** (Input Accumulator from port P0)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
1 0 0 1 1 0 0 0 0 0 2 2 6 0 16			1	1	-	-
Operation: (A) ← (P0)			Grouping: Input/Output operation			
			Description: Transfers the input of port P0 to register A.			

**IAP1** (Input Accumulator from port P1)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
1 0 0 1 1 0 0 0 0 1 2 2 6 1 16			1	1	-	-
Operation: (A) ← (P1)			Grouping: Input/Output operation			
			Description: Transfers the input of port P1 to register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**IAP2** (Input Accumulator from port P2)

Instruction code	D <sub>9</sub>										D <sub>0</sub>		2	2	6	2	16	Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	1	0	0	0	1	0	1	1						-	-		
Operation:	(A <sub>1</sub> , A <sub>0</sub> ) ← (P <sub>21</sub> , P <sub>20</sub> ) (A <sub>3</sub> , A <sub>2</sub> ) ← 0																Grouping: Input/Output operation				
																	Description: Transfers the input of port P <sub>2</sub> to the low-order 2 bits (A <sub>1</sub> , A <sub>0</sub> ) of register A. "0" is stored to the high-order 2 bits (A <sub>3</sub> , A <sub>2</sub> ) of register A.				

**IAP3** (Input Accumulator from port P3)

Instruction code	D <sub>9</sub>										D <sub>0</sub>		2	2	6	3	16	Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	1	0	0	0	1	1	1	1						-	-		
Operation:	(A <sub>1</sub> , A <sub>0</sub> ) ← (P <sub>31</sub> , P <sub>30</sub> )																Grouping: Input/Output operation				
	(A <sub>3</sub> , A <sub>2</sub> ) ← 0																Description: Transfers the input of port P <sub>3</sub> to the low-order 2 bits (A <sub>1</sub> , A <sub>0</sub> ) of register A. "0" is stored to the high-order 2 bits (A <sub>3</sub> , A <sub>2</sub> ) of register A.				

**INY** (INcrement register Y)

Instruction code	D <sub>9</sub>										D <sub>0</sub>				2	16	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	0	0	1	1	0	1	3	1			1	-	(Y) = 0	
Operation:	(Y) ← (Y) + 1															Grouping: RAM addresses				
																Description: Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.				

**LA n** (Load n in Accumulator)

Instruction code	D <sub>9</sub>												D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	1	1	n	n	n	n	2	0	7	n	16					
Operation:	(A) ← n n = 0 to 15																Grouping:	Arithmetic operation		
																	Description:	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**LXY x,y** (Load register X and Y with x and y)

Instruc- tion code	D <sub>9</sub>												D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition
	1	1	x <sub>3</sub>	x <sub>2</sub>	x <sub>1</sub>	x <sub>0</sub>	y <sub>3</sub>	y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>	2	3	x	y	16	1	1	-	Continuous description	
Opera- tion:	(X) ← x x = 0 to 15															Grouping:	RAM addresses			
	(Y) ← y y = 0 to 15																Description:	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.		

**LZ z** (Load register Z with z)

Instruc- tion code	D <sub>9</sub> D <sub>0</sub>																Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	0	1	0	Z <sub>1</sub>	Z <sub>0</sub>	2	0	4	8 +z	16	1	1	-	-	
Opera- tion:	(Z) ← z z = 0 to 3																Grouping: RAM addresses			
																	Description: Loads the value z in the immediate field to register Z.			

**NOP** (No OPeration)

Instruc- tion code	<div><div>D<sub>9</sub></div><div>0000000000</div><div>D<sub>0</sub></div></div>												Number of words	Number of cycles	Flag CY	Skip condition
	<div>2000016</div>												1	1	-	-
Opera- tion:	(PC) ← (PC) + 1												Grouping: Other operation			
													Description: No operation; Adds 1 to program counter value, and others remain unchanged.			

**OP0A** (Output port P0 from Accumulator)

Instruc- tion code	D <sub>9</sub> D <sub>0</sub>																Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	0	1	0	0	0	0	0	2	2	2	0	16	1	1	-	-	
Opera- tion:	(P0) ← (A)																Grouping: Input/Output operation			
																	Description: Outputs the contents of register A to port P0.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**OP1A** (Output port P1 from Accumulator)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
1 0 0 0 1 0 0 0 0 1	2	2 2 1	1	1	-	-
Operation: (P1) ← (A)			Grouping: Input/Output operation			
			Description: Outputs the contents of register A to port P1.			

**OP2A** (Output port P2 from Accumulator)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
1 0 0 0 1 0 0 0 1 0	2	2 2 2	1	1	-	-
Operation: (P2 <sub>1</sub> , P2 <sub>0</sub> ) ← (A <sub>1</sub> , A <sub>0</sub> )			Grouping: Input/Output operation			
			Description: Outputs the contents of the low-order 2 bits (A <sub>1</sub> , A <sub>0</sub> ) of register A to port P2.			

**OP3A** (Output port P3 from Accumulator)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
1 0 0 0 1 0 0 0 1 1	2	2 2 3	1	1	-	-
Operation: (P3 <sub>1</sub> , P3 <sub>0</sub> ) ← (A <sub>1</sub> , A <sub>0</sub> )			Grouping: Input/Output operation			
			Description: Outputs the contents of the low-order 2 bits (A <sub>1</sub> , A <sub>0</sub> ) of register A to port P3.			

**OR** (logical OR between accumulator and memory)


Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 0 0 1 1 0 0 1	2	0 1 9	1	1	-	-
Operation: (A) ← (A) OR (M(DP))			Grouping: Arithmetic operation			
			Description: Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**POF (Power Off)**

Instruc- tion code	D <sub>9</sub>										D <sub>0</sub>		2	0 0 2			16	Number of words	Number of cycles	Flag CY	Skip condition	
	0	0	0	0	0	0	0	0	1	0	0	0		2	1	1		-	-			
Opera- tion:	RAM back-up																Grouping:	Other operation				
																	Description:	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction.				
																	Note:	If the EPOF instruction is not executed just before this instruction, this instruction is equivalent to the NOP instruction.				

**RAR (Rotate Accumulator Right)**

Instruc- tion code	D <sub>9</sub>									D <sub>0</sub>													
	0	0	0	0	0	1	1	1	0	1	2	0	1	D	16								
Opera- tion:																				Grouping: Arithmetic operation			
	Description: Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.																						

**RB j (Reset Bit)**

Instruc- tion code	D <sub>9</sub>									D <sub>0</sub>	2				16	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	0	1	1	j	j		0	4	C +j		1	1	-	-
Opera- tion:	(Mj(DP)) ← 0 j = 0 to 3															Grouping: Bit operation			
																Description: Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).			

**RBK (Reset Bank flag)**

Instruc- tion code	<div><div>D<sub>9</sub></div><div>0001001100</div><div>D<sub>0</sub></div></div>										2	<div><div>040</div><div>16</div></div>		
	Number of words			Number of cycles			Flag CY			Skip condition				
	1			1			-			-				
Opera- tion:	p <sub>6</sub> ← 0 when TABP p instruction is executed.													
	Grouping: Other operation													
	Description: Sets referring data area to pages 0 to 63 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.													
	Note: This instruction cannot be used for the M34571G4/G6.													

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

RC (Reset Carry flag)														
Instruc- tion code	D <sub>9</sub>													



MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**RTI** (ReTurn from Interrupt)

Instruc- tion code	D <sub>9</sub> <div>0 0 0 1 0 0 0 1 1 0</div>	D <sub>0</sub> <div>2 0 4 6</div>	Number of words	Number of cycles	Flag CY	Skip condition
			1	2	-	-
Opera- tion:	(PC) ← (SK(SP)) (SP) ← (SP) – 1		Grouping: Return operation Description: Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.			

**RTS** (ReTurn from subroutine and Skip)

Instruc- tion code	D <sub>9</sub> <div>0 0 0 1 0 0 0 1 0 1</div>	D <sub>0</sub> <div>2 0 4 5</div>	Number of words	Number of cycles	Flag CY	Skip condition
			1	2	-	Skip at uncondition
Opera- tion:	(PC) ← (SK(SP)) (SP) ← (SP) – 1		Grouping: Return operation Description: Returns from subroutine to the routine called the subrou- tine, and skips the next instruction at uncondition.			

**RUPT** (Reset UPT flag)

Instruc- tion code	D <sub>9</sub> <div>0 0 0 1 0 1 1 0 0 0</div>	D <sub>0</sub> <div>2 0 5 8</div>	Number of words	Number of cycles	Flag CY	Skip condition
			1	1	-	-
Opera- tion:	(UPTF) ← 0		Grouping: Other operation Description: Clears (0) to the high-order bit reference enable flag UPTF. Note: Even when the table reference instruction (TABP p) is exe- cuted, the high-order 2 bits of ROM reference data is not transferred to register D.			

**SB j** (Set Bit)

Instruc- tion code	D <sub>9</sub> <div>0 0 0 1 0 1 1 1 j j</div>	D <sub>0</sub> <div>2 0 5 C+j</div>	Number of words	Number of cycles	Flag CY	Skip condition
			1	1	-	-
Opera- tion:	(Mj(DP)) ← 1 j = 0 to 3		Grouping: Bit operation Description: Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**SBK** (Set Bank flag)

Instruction code	<div><div>D<sub>9</sub></div><div>0001000001</div><div>D<sub>0</sub></div><div>2041</div></div>												16	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	-													
Operation:	p <sub>6</sub> ← 1 when TABP p instruction is executed.												<div>Grouping: Other operation</div> <div>Description: Sets referring data area to pages 64 to 127 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.</div> <div>Note: This instruction cannot be used for the M34571G4/G6.</div>				

**SC** (Set Carry flag)

00 (Set carry flag)																Number of words				Number of cycles				Flag CY				Skip condition					
Instruction code		D <sub>9</sub>										D <sub>0</sub>						2		16				1		1		1		-			
		0 0 0 0 0 0 0 1 1 1										0 0 7																					
Operation:		(CY) ← 1																Grouping: Arithmetic operation															
																		Description: Sets (1) to carry flag CY.															

**SCP** (Set Port C)

Instruction code	D <sub>9</sub>										D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition	
	1	0	1	0	0	0	1	1	0	1	2	2	8	D					16
	1	0	1	0	0	0	1	1	0	1	2	2	8	D	16	1	1	-	-
Operation:	(C) ← 1															Grouping: Input/Output operation			
																Description: Sets (1) to port C.			

**SD** (Set port D specified by register Y)

Instruction code	D <sub>9</sub>											D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	0	1	0	1	2	0	1	5	16				
	0	0	0	0	0	1	0	1	0	1	2	0	1	5	16	1	1	-	-
Operation:	(D(Y)) ← 1 (Y) = 0 to 4															Grouping: Input/Output operation			
																Description: Sets (1) to a bit of port D specified by register Y. Note: (Y) = 0 to 4. Do not execute this instruction if values except above are set to register Y.			

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**SEA n** (Skip Equal, Accumulator with immediate data n)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 0 1 0 0 1 0 1	2	0 2 5	2	2	-	(A) = n n = 0 to 15
0 0 0 1 1 1 n n n n	2	0 7 n				
Operation: (A) = n ? n = 0 to 15						
Grouping: Comparison operation Description: Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.						

**SEAM** (Skip Equal, Accumulator with Memory)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 0 1 0 0 1 1 0	2	0 2 6	1	1	-	(A) = (M(DP))
Operation: (A) = (M(DP)) ?						
Grouping: Comparison operation Description: Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).						

**SNZ0** (Skip if Non Zero condition of external interrupt 0 request flag)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 0 1 1 1 0 0 0	2	0 3 8	1	1	-	V1 <sub>0</sub> = 0 : (EXF0) = 1
Operation: V1 <sub>0</sub> = 0 : (EXF0) = 1 ? (EXF0) ← 0 V1 <sub>0</sub> = 1 : SNZ0 = NOP (V1 <sub>0</sub> : bit 0 of the interrupt control register V1)						
Grouping: Interrupt operation Description: When V1 <sub>0</sub> = 0 : Clears (0) to the EXF0 flag and skips the next instruction when external 0 interrupt request flag EXF0 is "1". When the EXF0 flag is "0", executes the next instruction. When V1 <sub>0</sub> = 1 : This instruction is equivalent to the NOP instruction.						

**SNZ1** (Skip if Non Zero condition of external interrupt 1 request flag)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 0 1 1 1 0 0 1	2	0 3 9	1	1	-	V1 <sub>1</sub> = 0 : (EXF1) = 1
Operation: V1 <sub>1</sub> = 0 : (EXF1) = 1 ? (EXF1) ← 0 V1 <sub>1</sub> = 1 : SNZ1 = NOP (V1 <sub>1</sub> : bit 1 of the interrupt control register V1)						
Grouping: Interrupt operation Description: When V1 <sub>1</sub> = 0 : Clears (0) to the EXF1 flag and skips the next instruction when external 1 interrupt request flag EXF1 is "1". When the EXF1 flag is "0", executes the next instruction. When V1 <sub>1</sub> = 1 : This instruction is equivalent to the NOP instruction.						

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**SNZIO** (Skip if Non Zero condition of external Interrupt 0 input pin)

Instruction code	D <sub>9</sub>										D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	1	1	0	1	0	2	0	3	A				
Operation:	I1 <sub>2</sub> = 0 : (INT0) = "L" ? I1 <sub>2</sub> = 1 : (INT0) = "H" ? (I1 <sub>2</sub> : bit 2 of the interrupt control register I1)															Grouping: Interrupt operation		
Description: When I1 <sub>2</sub> = 0 : Skips the next instruction when the level of INT0 pin is "L". Executes the next instruction when the level of INT0 pin is "H". When I1 <sub>2</sub> = 1 : Skips the next instruction when the level of INT0 pin is "H." Executes the next instruction when the level of INT0 pin is "L".																		

**SNZI1** (Skip if Non Zero condition of external Interrupt 1 input pin)

Instruction code	D <sub>9</sub>										D <sub>0</sub>			2	0	3	B	16	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	1	1	0	1	1	1	0	1						1	1	1	-
Operation:	I22 = 0 : (INT1) = "L" ? I22 = 1 : (INT1) = "H" ?																	Grouping: Interrupt operation				
																		Description: When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L". Executes the next instruction when the level of INT1 pin is "H". When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H". Executes the next instruction when the level of INT1 pin is "L".				

**SNZP** (Skip if Non Zero condition of Power down flag)

Instruction code	D <sub>9</sub>										D <sub>0</sub>				16	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	0	0	1	1	2	0	0	3		1	1	-	(P) = 1
Operation:	(P) = 1 ?															Grouping:	Other operation		
																Description:	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0".		

**SNZT1** (Skip if Non Zero condition of Timer 1 interrupt request flag)

Instruction code	D <sub>9</sub>										D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition
	1	0	1	0	0	0	0	0	0	0	2	2	8	0				
	1	0	1	0	0	0	0	0	0	0	2	2	8	0	16			
Operation:	V1 <sub>2</sub> = 0 : (T1F) = 1 ? (T1F) ← 0 V1 <sub>2</sub> = 1 : SNZT1 = NOP (V1 <sub>2</sub> = bit 2 of interrupt control register V1)																Grouping: Timer operation	
																	Description: When V1 <sub>2</sub> = 0 : Clears (0) to the T1F flag and skips the next instruction when timer 1 interrupt request flag T1F is "1". When the T1F flag is "0," executes the next instruction. When V1 <sub>2</sub> = 1 : This instruction is equivalent to the NOP instruction.	

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**SNZT2** (Skip if Non Zero condition of Timer 2 interrupt request flag)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
1 0 1 0 0 0 0 0 0 1	2	2 8 1	1	1	-	V <sub>13</sub> = 0 : (T2F) = 1
Operation:	V <sub>13</sub> = 0 : (T2F) = 1 ? (T2F) ← 0 V <sub>13</sub> = 1 : SNZT2 = NOP (V <sub>13</sub> = bit 3 of interrupt control register V1)					
			Grouping: Timer operation Description: When V <sub>13</sub> = 0 : Clears (0) to the T2F flag and skips the next instruction when timer 2 interrupt request flag T2F is "1". When the T2F flag is "0", executes the next instruction. When V <sub>13</sub> = 1 : This instruction is equivalent to the NOP instruction.			

**SNZT3** (Skip if Non Zero condition of Timer 3 interrupt request flag)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
1 0 1 0 0 0 0 0 1 0	2	2 8 2	1	1	-	V <sub>20</sub> = 0 : (T3F) = 1
Operation:	V <sub>20</sub> = 0 : (T3F) = 1 ? (T3F) ← 0 V <sub>20</sub> = 1 : SNZT3 = NOP					
			Grouping: Timer operation Description: When V <sub>20</sub> = 0 : Clears (0) to the T3F flag and skips the next instruction when timer 3 interrupt request flag T3F is "1". When the T3F flag is "0", executes the next instruction. When V <sub>20</sub> = 1 : This instruction is equivalent to the NOP instruction.			

**SNZVD** (Skip if Non Zero condition of Voltage Detector interrupt request flag)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
1 0 1 0 0 0 1 0 1 0	2	2 8 A	1	1	-	V <sub>23</sub> = 0 : (VDF) = 1
Operation:	V <sub>23</sub> = 0 : (VDF) = 1 ? V <sub>23</sub> = 1 : SNZVD = NOP					
			Grouping: Other operation Description: When V <sub>23</sub> = 0 : Skips the next instruction when voltage detector interrupt request flag VDF is "1". After skipping, clears (0) to the VDF flag. The VDF flag is not cleared to "0". When V <sub>23</sub> = 1 : This instruction is equivalent to the NOP instruction.			

**SRST** (System ReSet)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
0 0 0 0 0 0 0 0 0 1	2	0 0 1	1	1	-	-
Operation:	System reset					
			Grouping: Other operation Description: System reset occurs.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**SUPT** (Set UPT flag)

Instruc- tion code	D <sub>9</sub>											
--------------------------	----------------	--	--	--	--	--	--	--	--	--	--	--

**SZB j** (Skip if Zero, Bit)

Instruc- tion code	<div><div>D<sub>9</sub></div><div><div>0</div><div>0</div><div>0</div><div>0</div><div>1</div><div>0</div><div>0</div><div>0</div><div>j</div><div>j</div></div><div>2</div><div><div>0</div><div>2</div><div>j</div></div><div>16</div></div>												Number of words	Number of cycles	Flag CY	Skip condition
													1	1	-	(M <sub>j</sub> (DP)) = 0 j = 0 to 3
Opera- tion:	(M <sub>j</sub> (DP)) = 0 ? j = 0 to 3												Grouping: Bit operation			
													Description: Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0".  Executes the next instruction when the contents of bit j of M(DP) is "1".			

**SZC** (Skip if Zero, Carry flag)

Instruc- tion code	D <sub>9</sub>											
--------------------------	----------------	--	--	--	--	--	--	--	--	--	--	--

**SZD** (Skip if Zero, port D specified by register Y)

Instruc- tion code	D <sub>9</sub>										D <sub>0</sub>		2	0		2	4	16	Number of words	Number of cycles	Flag CY	Skip condition				
	0	0	0	0	1	0	0	1	0	0	0	2		4	2				2	-	(D(Y)) = 0					
	0	0	0	0	1	0	1	0	1	1	2	0		2	B				16							
Opera- tion:	(D(Y)) = 0 ? (Y) = 0 to 4																		Grouping: Input/Output operation				Description: Skips the next instruction when a bit of port D specified by register Y is "0". Executes the next instruction when the bit is "1".			
																			Note: (Y) = 0 to 4. Do not execute this instruction if values except above are set to register Y.							

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**T1AB** (Transfer data to timer 1 and register R1 from Accumulator and register B)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 1 0 0 0 0 0	1	1	-	-
Operation:	(T17–T14) ← (B) (R17–R14) ← (B) (T13–T10) ← (A) (R13–R10) ← (A)					
			Grouping: Timer operation Description: Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.			

**T2AB** (Transfer data to timer 2 and register R2 from Accumulator and register B)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 1 0 0 0 0 1	1	1	-	-
Operation:	(T27–T24) ← (B) (R27–R24) ← (B) (T23–T20) ← (A) (R23–R20) ← (A)					
			Grouping: Timer operation Description: Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.			

**T3AB** (Transfer data to timer 3 and register R3L from Accumulator and register B)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 1 0 0 0 1 0	1	1	-	-
Operation:	(T37–T34) ← (B) (R3L7–R3L4) ← (B) (T33–T30) ← (A) (R3L3–R3L0) ← (A)					
			Grouping: Timer operation Description: Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3L. Transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3L.			

**T3HAB** (Transfer data to register R3H from Accumulator and register B)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 1 1 1 0 1	1	1	-	-
Operation:	(R3H7–R3H4) ← (B) (R3H3–R3H0) ← (A)					
			Grouping: Timer operation Description: Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3H. Transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3H.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**T3R3L** (Transfer data to timer 3 from register R3L)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 1 0 1 0 0	1	1	-	-
Operation:	(T37–T30) ← (R3L7–R3L0)					
			Grouping: Timer operation			
			Description: Transfers the contents of reload register R3L to timer 3.			

**TAB** (Transfer data to Accumulator from register B)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 0 1 1 1 1 0	1	1	-	-
Operation:	(A) ← (B)					
			Grouping: Register to register transfer			
			Description: Transfers the contents of register B to register A.			

**TAB1** (Transfer data to Accumulator and register B from timer 1)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 1 0 0 0 0	1	1	-	-
Operation:	(B) ← (T17–T14) (A) ← (T13–T10)					
			Grouping: Timer operation			
			Description: Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A.			

**TAB2** (Transfer data to Accumulator and register B from timer 2)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 1 0 0 0 1	1	1	-	-
Operation:	(B) ← (T27–T24) (A) ← (T23–T20)					
			Grouping: Timer operation			
			Description: Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.			



MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TAB3** (Transfer data to Accumulator and register B from timer 3)

Instruction code	D <sub>9</sub>										D <sub>0</sub>						Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	1	1	0	0	1	0	2	2	7	2	16					
	1	0	0	1	1	1	0	0	1	0	2	2	7	2	16	1	1	-	-	
Operation:	(B) ← (T37–T34)															Grouping:	Timer operation			
	(A) ← (T33–T30)																Description:	Transfers the high-order 4 bits (T37–T34) of timer 3 to register B. Transfers the low-order 4 bits (T33–T30) of timer 3 to register A.		

**TABE** (Transfer data to Accumulator and register B from register E)

Instruction code	D <sub>9</sub>												D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	0	1	0	1	0	2	0	2	A	16	1	1	-	-	
Operation:	(B) ← (E7–E4)																Grouping: Register to register transfer			
	(A) ← (E3–E0)																Description: Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A.			

**TABP p** (Transfer data to Accumulator and register B from Program memory in page p)

Instruction code	D <sub>9</sub>										D <sub>0</sub>		2	0 8 +p		16	Number of words	Number of cycles	Flag CY	Skip condition	
	0	0	1	0	p <sub>5</sub>	p <sub>4</sub>	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	1	3		-	-						
Operation:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR_2-DR_0, A_3-A_0)$ $(B) \leftarrow (ROM(PC))_{7-4}$ $(A) \leftarrow (ROM(PC))_{3-0}$ $(UPTF) \leftarrow 1$ $(DR_1, DR_0) \leftarrow (ROM(PC))_{9, 8}$ $(DR_2) \leftarrow 0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$													Grouping: Arithmetic operation  Description: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR <sub>2</sub> DR <sub>1</sub> DR <sub>0</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) <sub>2</sub> specified by registers A and D in page p. When UPTF is 1, Transfers bits 9, 8 to the low-order 2 bits (DR <sub>1</sub> , DR <sub>0</sub> ) of register D, and "0" is stored to the least significant bit (DR <sub>2</sub> ) of register D. When this instruction is executed, 1 stage of stack register (SK) is used.  Note: M34571G4 : p = 0 to 31 M34571G6 : p = 0 to 47 M34571GD : p = 0 to 127 When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.							

**TABPS** (Transfer data to Accumulator and register B from Prescaler)

Instruction code	D <sub>9</sub>										D <sub>0</sub>					Number of words	Number of cycles	Flag CY	Skip condition
	1	0	0	1	1	1	0	1	0	1	2	2	7	5	16				
	1	0	0	1	1	1	0	1	0	1	2	2	7	5	16	1	1	-	-
Operation:	(B) ← (TPS <sub>7</sub> –TPS <sub>4</sub> )															Grouping: Timer operation			
	(A) ← (TPS <sub>3</sub> –TPS <sub>0</sub> )															Description: Transfers the high-order 4 bits of prescaler to register B. Transfers the low-order 4 bits of prescaler to register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TAD** (Transfer data to Accumulator from register D)

Instruction code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	16	Number of words	Number of cycles	Flag CY	Skip condition
													1	1	-	-
	0	0	0	1	0	1	0	0	0	1						
Operation:	(A <sub>2</sub> –A <sub>0</sub> ) ← (D <sub>R2</sub> –D <sub>R0</sub> ) (A <sub>3</sub> ) ← 0												Grouping: Register to register transfer			
													Description: Transfers the contents of register D to the low-order 3 bits (A <sub>2</sub> –A <sub>0</sub> ) of register A. "0" is stored to the bit 3 (A <sub>3</sub> ) of register A.			

**TAI1** (Transfer data to Accumulator from register I1)

Instruction code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	16	Number of words	Number of cycles	Flag CY	Skip condition
													1	1	-	-
	1	0	0	1	0	1	0	0	1	1						
Operation:	(A) ← (I1)												Grouping: Interrupt operation			
													Description: Transfers the contents of interrupt control register I1 to register A.			

**TAI2** (Transfer data to Accumulator from register I2)

Instruction code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	16	Number of words	Number of cycles	Flag CY	Skip condition
													1	1	-	-
	1	0	0	1	0	1	0	1	0	0						
Operation:	(A) ← (I2)												Grouping: Interrupt operation			
													Description: Transfers the contents of interrupt control register I2 to register A.			

**TAK0** (Transfer data to Accumulator from register K0)

Instruction code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	16	Number of words	Number of cycles	Flag CY	Skip condition
													1	1	-	-
	1	0	0	1	0	1	0	1	1	0						
Operation:	(A) ← (K0)												Grouping: Input/Output operation			
													Description: Transfers the contents of key-on wakeup control register K0 to register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TAK1** (Transfer data to Accumulator from register K1)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 1 1 0 0 1	1	1	-	-
Operation:	(A) ← (K1)					
			Grouping: Input/Output operation			
			Description: Transfers the contents of key-on wakeup control register K1 to register A.			

**TAK2** (Transfer data to Accumulator from register K2)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 1 1 0 1 0	1	1	-	-
Operation:	(A) ← (K2)					
			Grouping: Input/Output operation			
			Description: Transfers the contents of key-on wakeup control register K2 to register A.			

**TAL1** (Transfer data to Accumulator from register L1)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 0 0 1 0 1 0	1	1	-	-
Operation:	(A) ← (L1)					
			Grouping: Input/Output operation			
			Description: Transfers the contents of key-on wakeup control register L1 to register A.			

**TAM j** (Transfer data to Accumulator from Memory)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 1 0 0 j j j j	1	1	-	-
Operation:	(A) ← (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15					
			Grouping: RAM to register transfer			
			Description: After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAMR (Transfer data to Accumulator from register MR)															
Instruction code	D <sub>9</sub>										D <sub>0</sub>				16
	1	0	0	1	0	1	0	0	1	0	2	2	5	2	
Operation:	(A) ← (MR)														
	Grouping: Clock operation Description: Transfers the contents of clock control register MR to register A.														

TAPU0 (Transfer data to Accumulator from register PU0)															
Instruction code	D <sub>9</sub>										D <sub>0</sub>				16
	1	0	0	1	0	1	0	1	1	1	2	2	5	7	
Operation:	(A) ← (PU0)														
	Grouping: Input/Output operation Description: Transfers the contents of pull-up control register PU0 to register A.														

TAPU1 (Transfer data to Accumulator from register PU1)															
Instruction code	D <sub>9</sub>										D <sub>0</sub>				16
	1	0	0	1	0	1	1	1	1	0	2	2	5	E	
Operation:	(A) ← (PU1)														
	Grouping: Input/Output operation Description: Transfers the contents of pull-up control register PU1 to register A.														

TAPU2 (Transfer data to Accumulator from register PU2)															
Instruction code	D <sub>9</sub>										D <sub>0</sub>				16
	1	0	0	1	0	1	1	1	1	1	2	2	5	F	
Operation:	(A) ← (PU2)														
	Grouping: Input/Output operation Description: Transfers the contents of pull-up control register PU2 to register A.														

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TASP** (Transfer data to Accumulator from Stack Pointer)

Instruc- tion code	D <sub>9</sub>										D <sub>0</sub>				2	0			5	0	16	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	0	0	0	0	0	0	1	1		-	-								
Opera- tion:	(A <sub>2</sub> –A <sub>0</sub> ) ← (SP <sub>2</sub> –SP <sub>0</sub> ) (A <sub>3</sub> ) ← 0																			Grouping: Register to register transfer					
Description: Transfers the contents of stack pointer (SP) to the low- order 3 bits (A <sub>2</sub> –A <sub>0</sub> ) of register A. “0” is stored to the bit 3 (A <sub>3</sub> ) of register A.																									

**TAV1** (Transfer data to Accumulator from register V1)

Instruc- tion code	D <sub>9</sub>											D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	0	1	0	0	2	0	5	4	16	1	1	-	-
Opera- tion:	(A) ← (V1)														Grouping: Interrupt operation				
															Description: Transfers the contents of interrupt control register V1 to register A.				

**TAV2** (Transfer data to Accumulator from register V2)

Instruc- tion code	D <sub>9</sub>										D <sub>0</sub>					Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	1	0	1	0	1	0	1	2	0	5	5	16				
	0	0	0	1	0	1	0	1	0	1	2	0	5	5	16	1	1	-	-
Opera- tion:	(A) ← (V2)															Grouping: Interrupt operation			
																Description: Transfers the contents of interrupt control register V2 to register A.			

**TAW1** (Transfer data to Accumulator from register W1)

Instruc- tion code	D <sub>9</sub>										D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition	
	1	0	0	1	0	0	1	0	1	1	2	2	4	B					16
	1	0	0	1	0	0	1	0	1	1	2	2	4	B	16	1	1	-	-
Opera- tion:	(A) ← (W1)															Grouping: Timer operation			
																Description: Transfers the contents of timer control register W1 to register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TAW2** (Transfer data to Accumulator from register W2)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	2	2	4	C	16	Number of words	Number of cycles	Flag CY	Skip condition
								1	1	-	-
	1	0	0	1	0	0	1	1	0	0	
Opera- tion:	(A) ← (W2)										
								Grouping: Timer operation			
								Description: Transfers the contents of timer control register W2 to register A.			

**TAW3** (Transfer data to Accumulator from register W3)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	2	2	4	D	16	Number of words	Number of cycles	Flag CY	Skip condition
								1	1	-	-
	1	0	0	1	0	0	1	1	0	1	
Opera- tion:	(A) ← (W3)										
								Grouping: Timer operation			
								Description: Transfers the contents of timer control register W3 to register A.			

**TAW5** (Transfer data to Accumulator from register W5)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	2	2	4	F	16	Number of words	Number of cycles	Flag CY	Skip condition
								1	1	-	-
	1	0	0	1	0	0	1	1	1	1	
Opera- tion:	(A) ← (W5)										
								Grouping: Timer operation			
								Description: Transfers the contents of timer control register W5 to register A.			

**TAX** (Transfer data to Accumulator from register X)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	2	0	5	2	16	Number of words	Number of cycles	Flag CY	Skip condition
								1	1	-	-
	0	0	0	1	0	1	0	0	1	0	
Opera- tion:	(A) ← (X)										
								Grouping: Register to register transfer			
								Description: Transfers the contents of register X to register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TAY** (Transfer data to Accumulator from register Y)

Instruc- tion code	D <sub>9</sub>										D <sub>0</sub>				2	Number of words			Number of cycles			Flag CY	Skip condition
	0	0	0	0	0	1	1	1	1	1	0	1	F	1		1	-	-					
Operation:  (A) ← (Y)																Grouping: Register to register transfer							
																Description: Transfers the contents of register Y to register A.							

**TAZ** (Transfer data to Accumulator from register Z)

Instruction code	D <sub>9</sub>										D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition	
	0	0	0	1	0	1	0	0	1	1	2	0	5	3					16
	0	0	0	1	0	1	0	0	1	1	2	0	5	3	16	1	1	-	-
Operation:	(A <sub>1</sub> , A <sub>0</sub> ) ← (Z <sub>1</sub> , Z <sub>0</sub> )															Grouping: Register to register transfer			
	(A <sub>3</sub> , A <sub>2</sub> ) ← 0															Description: Transfers the contents of register Z to the low-order 2 bits (A <sub>1</sub> , A <sub>0</sub> ) of register A. "0" is stored to the high-order 2 bits (A <sub>3</sub> , A <sub>2</sub> ) of register A.			

**TBA** (Transfer data to register B from Accumulator)

Instruc- tion code	D <sub>9</sub>										D <sub>0</sub>		2	0 0 E		16	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	0	1	1	1	0	0	0		E	1		1	-	-	
Opera- tion:	(B) ← (A)															Grouping: Register to register transfer				
																Description: Transfers the contents of register A to register B.				

**TDA** (Transfer data to register D from Accumulator)

Instruc- tion code	D <sub>9</sub>										D <sub>0</sub>										Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	1	0	1	0	0	1	2	0	2	9	16									
	0	0	0	0	1	0	1	0	0	1	2	0	2	9	16	1	1	-	-					
Operation:	(DR <sub>2</sub> –DR <sub>0</sub> ) ← (A <sub>2</sub> –A <sub>0</sub> )															Grouping: Register to register transfer								
																Description: Transfers the contents of the low-order 3 bits (A <sub>2</sub> –A <sub>0</sub> ) of register A to register D.								

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TEAB** (Transfer data to register E from Accumulator and register B)

Instruc- tion code	D <sub>9</sub>										D <sub>0</sub>				2	16	Number of words	Number of cycles	Flag CY	Skip condition
	0	0	0	0	0	1	1	0	1	0	0	1	A	1			1	-	-	
Opera- tion:	(E7–E4) ← (B)															Grouping:	Register to register transfer			
	(E3–E0) ← (A)																Description:	Transfers the contents of register B to the high-order 4 bits (E3–E0) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.		

**TFR0A** (Transfer data to register FR0 from Accumulator)

Instruction code																Number of words		Number of cycles		Flag CY		Skip condition	
D <sub>9</sub> 1000101000D <sub>0</sub> 222816																1		1		-		-	
Operation: (FR0) ← (A)																Grouping: Input/Output operation							
																Description: Transfers the contents of register A to port output structure control register FR0.							

**TFR1A** (Transfer data to register FR1 from Accumulator)

Transfer data to register from accumulator																			
Instruction code	D <sub>9</sub>										D <sub>0</sub>				Number of words	Number of cycles	Flag CY	Skip condition	
	1	0	0	0	1	0	1	0	0	1	2	2	2	9	16	1	1	-	-
Operation:	(FR1) ← (A)															Grouping: Input/Output operation			
																Description: Transfers the contents of register A to port output structure control register FR1.			

**TI1A** (Transfer data to register I1 from Accumulator)

ININ (Transfer data to register from accumulator)																Number of words				Number of cycles				Flag CY				Skip condition					
Instruction code		D <sub>9</sub>										D <sub>0</sub>						16		1		1		-		-							
		1	0	0	0	0	1	0	1	1	1	2	2	1	7																		
Operation:		(I1) ← (A)																Grouping: Interrupt operation															
																		Description: Transfers the contents of register A to interrupt control register I1.															



# MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

## **TI2A** (Transfer data to register I2 from Accumulator)

Instruction code															Number of words		Number of cycles		Flag CY		Skip condition	
<div><div>D<sub>9</sub></div><div>1000011000</div><div>D<sub>0</sub></div><div>2218</div><div>16</div></div>															1		1		-		-	
Operation: (I2) ← (A)															Grouping: Interrupt operation							
															Description: Transfers the contents of register A to interrupt control register I2.							

## **TK0A** (Transfer data to register K0 from Accumulator)

MOVA (Transfer data to register R0 from Accumulator)																Number of words	Number of cycles	Flag CY	Skip condition				
Instruction code	D <sub>9</sub>										D <sub>0</sub>				2	2	1	B	16	1	1	-	-
	1	0	0	0	0	1	1	0	1	1													
Operation:	(K0) ← (A)																Grouping: Input/Output operation						
																	Description: Transfers the contents of register A to key-on wakeup control register K0.						

## **TK1A** (Transfer data to register K1 from Accumulator)

Instruction code															Number of words		Number of cycles		Flag CY		Skip condition	
D <sub>9</sub> 1000010100D <sub>0</sub> 221416															1		1		-		-	
Operation: (K1) ← (A)															Grouping: Input/Output operation							
															Description: Transfers the contents of register A to key-on wakeup control register K1.							

## **TK2A** (Transfer data to register K2 from Accumulator)

K2 ← (transfer data to register K2 from Accumulator)																Number of words				Number of cycles				Flag CY				Skip condition							
Instruction code		D <sub>9</sub>										D <sub>0</sub>						2		2		1		5		16		1		1		-		-	
Operation:		(K2) ← (A)																Grouping: Input/Output operation																	
																		Description: Transfers the contents of register A to key-on wakeup control register K2.																	

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TL1A** (Transfer data to register L1 from Accumulator)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 1 0 1 0	1	1	-	-
Operation:	(L1) ← (A)					
			Grouping: Input/Output operation			
			Description: Transfers the contents of register A to key-on wakeup control register L1.			

**TMA j** (Transfer data to Memory from Accumulator)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 0 1 1 j j j j	1	1	-	-
Operation:	(M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15					
			Grouping: RAM to register transfer			
			Description: After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.			

**TMRA** (Transfer data to register MR from Accumulator)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 0 0 1 0 1 1 0	1	1	-	-
Operation:	(MR) ← (A)					
			Grouping: Clock operation			
			Description: Transfers the contents of register A to clock control register MR.			

**TPAA** (Transfer data to register PA from Accumulator)

Instruc- tion code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 1 0 1 0 1 0 1 0	1	1	-	-
Operation:	(PA <sub>0</sub> ) ← (A <sub>0</sub> )					
			Grouping: Timer operation			
			Description: Transfers the least significant bit of register A (A <sub>0</sub> ) to timer control register PA.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TPSAB** (Transfer data to Prescaler and register RPS from Accumulator and register B)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 1 0 1 0 1	2	2 3 5	16	
Operation:	$(RPS_7-RPS_4) \leftarrow (B)$ $(TPS_7-TPS_4) \leftarrow (B)$ $(RPS_3-RPS_0) \leftarrow (A)$ $(TPS_3-TPS_0) \leftarrow (A)$					
			1	1	-	-
			Grouping: Timer operation			
			Description: Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS. Transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.			

**TPO0A** (Transfer data to register PU0 from Accumulator)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 0 1 1 0 1	2	2 2 D	16	
Operation:	$(PU0) \leftarrow (A)$					
			1	1	-	-
			Grouping: Input/Output operation			
			Description: Transfers the contents of register A to pull-up control register PU0.			

**TPO1A** (Transfer data to register PU1 from Accumulator)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 0 1 1 1 0	2	2 2 E	16	
Operation:	$(PU1) \leftarrow (A)$					
			1	1	-	-
			Grouping: Input/Output operation			
			Description: Transfers the contents of register A to pull-up control register PU1.			

**TPO2A** (Transfer data to register PU2 from Accumulator)

Instruction code	D <sub>9</sub>	D <sub>0</sub>	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 0 1 0 1 1 1 1	2	2 2 F	16	
Operation:	$(PU2) \leftarrow (A)$					
			1	1	-	-
			Grouping: Input/Output operation			
			Description: Transfers the contents of register A to pull-up control register PU2.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TR1AB** (Transfer data to register R1 from Accumulator and register B)

Instruction code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	3	F	16	Number of words	Number of cycles	Flag CY	Skip condition
															1	1	-	-
	1	0	0	0	1	1	1	1	1	1	2	2	3	F				
Operation:	(R17–R14) ← (B) (R13–R10) ← (A)														Grouping: Input/Output operation			
															Description: Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1.			

**TV1A** (Transfer data to register V1 from Accumulator)

Instruction code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	3	F	16	Number of words	Number of cycles	Flag CY	Skip condition
															1	1	-	-
	0	0	0	0	1	1	1	1	1	1	2	0	3	F				
Operation:	(V1) ← (A)														Grouping: Interrupt operation			
															Description: Transfers the contents of register A to interrupt control register V1.			

**TV2A** (Transfer data to register V2 from Accumulator)

Instruction code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	3	E	16	Number of words	Number of cycles	Flag CY	Skip condition
															1	1	-	-
	0	0	0	0	1	1	1	1	1	0	2	0	3	E				
Operation:	(V2) ← (A)														Grouping: Interrupt operation			
															Description: Transfers the contents of register A to interrupt control register V2.			

**TW1A** (Transfer data to register W1 from Accumulator)

Instruction code	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	2	3	E	16	Number of words	Number of cycles	Flag CY	Skip condition
															1	1	-	-
	1	0	0	0	0	0	1	1	1	0	2	2	0	E				
Operation:	(W1) ← (A)														Grouping: Timer operation			
															Description: Transfers the contents of register A to timer control register W1.			

## MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**TW2A** (Transfer data to register W2 from Accumulator)

Instruction code	<div><div>D<sub>9</sub></div><div><div>1</div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>1</div><div>1</div><div>1</div><div>1</div></div><div>2</div><div><div>2</div><div>0</div><div>F</div></div><div>D<sub>0</sub></div><div>16</div></div>																Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	-																
Operation:	(W2) ← (A)																Grouping: Timer operation			
																	Description: Transfers the contents of register A to timer control register W2.			

**TW3A** (Transfer data to register W3 from Accumulator)

Instruction code	<div style="display: flex; justify-content: space-between; align-items: center;"> <span>D<sub>9</sub></span> <span>D<sub>0</sub></span> </div> <div style="display: flex; align-items: center;"> <div style="border: 1px solid black; padding: 2px; margin: 2px;">1</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">0</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">0</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">0</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">0</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">1</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">0</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">0</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">0</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">0</div> <div style="margin: 0 5px;">2</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">2</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">1</div> <div style="border: 1px solid black; padding: 2px; margin: 2px;">0</div> </div>										Number of words		Number of cycles		Flag CY		Skip condition	
											1		1		-		-	
Operation:	(W3) ← (A)										Grouping:    Timer operation							
											Description: Transfers the contents of register A to timer control register W3.							

**TW5A** (Transfer data to register W5 from Accumulator)

Instruction code	<div><div>D<sub>9</sub></div><div>1000010010</div><div>D<sub>0</sub></div></div>										2	<div>212</div>			16	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	-															
Operation:	(W5) ← (A)																		
	Grouping: Timer operation																		
	Description: Transfers the contents of register A to timer control register W5.																		

**TYA** (Transfer data to register Y from Accumulator)

Instruction code	<div><div>D<sub>9</sub></div><div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>0</div><div>1</div><div>1</div><div>0</div><div>0</div></div><div>2</div><div><div>0</div><div>0</div><div>C</div></div><div>D<sub>0</sub></div></div>												Number of words	Number of cycles	Flag CY	Skip condition
													1	1	-	-
Operation:	(Y) ← (A)												Grouping: Register to register transfer			
													Description: Transfers the contents of register A to register Y.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

**WRST** (Watchdog timer ReSeT)

Instruc- tion code	D <sub>9</sub> 1 0 1 0 1 0 0 0 0 0 0 2 D <sub>0</sub> 2 A 0 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	(WDF1) = 1
Opera- tion:	(WDF1) = 1 ? (WDF1) ← 0	Grouping: Other operation Description: Clears (0) to the WDF1 flag and skips the next instruction when watchdog timer flag WDF1 is "1". When the WDF1 flag is "0", executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.			

**XAM j** (eXchange Accumulator and Memory data)

Instruc- tion code	D <sub>9</sub> 1 0 1 1 0 1 j j j j 2 D <sub>0</sub> 2 D j 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Opera- tion:	(A) ← → (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15	Grouping: RAM to register transfer Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.			

**XAMD j** (eXchange Accumulator and Memory data and Decrement register Y and skip)

Instruc- tion code	D <sub>9</sub> 1 0 1 1 1 1 j j j j 2 D <sub>0</sub> 2 F j 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	(Y) = 15
Opera- tion:	(A) ← → (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 (Y) ← (Y) - 1	Grouping: RAM to register transfer Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.			

**XAMI j** (eXchange Accumulator and Memory data and Increment register Y and skip)

Instruc- tion code	D <sub>9</sub> 1 0 1 1 1 0 j j j j 2 D <sub>0</sub> 2 E j 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	(Y) = 0
Opera- tion:	(A) ← → (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 (Y) ← (Y) + 1	Grouping: RAM to register transfer Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.			


**MACHINE INSTRUCTIONS (INDEX BY TYPES)**

Parameter Type of instructions	Mnemonic	Instruction code											Number of words	Number of cycles	Function
		D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Hexadecimal notation			
Register to register transfer	TAB	0	0	0	0	0	1	1	1	1	0	0 1 E	1	1	(A) ← (B)
	TBA	0	0	0	0	0	0	1	1	1	0	0 0 E	1	1	(B) ← (A)
	TAY	0	0	0	0	0	1	1	1	1	1	0 1 F	1	1	(A) ← (Y)
	TYA	0	0	0	0	0	0	1	1	0	0	0 0 C	1	1	(Y) ← (A)
	TEAB	0	0	0	0	0	1	1	0	1	0	0 1 A	1	1	(E <sub>7</sub> –E <sub>4</sub> ) ← (B) (E <sub>3</sub> –E <sub>0</sub> ) ← (A)
	TABE	0	0	0	0	1	0	1	0	1	0	0 2 A	1	1	(B) ← (E <sub>7</sub> –E <sub>4</sub> ) (A) ← (E <sub>3</sub> –E <sub>0</sub> )
	TDA	0	0	0	0	1	0	1	0	0	1	0 2 9	1	1	(DR <sub>2</sub> –DR <sub>0</sub> ) ← (A <sub>2</sub> –A <sub>0</sub> )
	TAD	0	0	0	1	0	1	0	0	0	1	0 5 1	1	1	(A <sub>2</sub> –A <sub>0</sub> ) ← (DR <sub>2</sub> –DR <sub>0</sub> ) (A <sub>3</sub> ) ← 0
	TAZ	0	0	0	1	0	1	0	0	1	1	0 5 3	1	1	(A <sub>1</sub> , A <sub>0</sub> ) ← (Z <sub>1</sub> , Z <sub>0</sub> ) (A <sub>3</sub> , A <sub>2</sub> ) ← 0
	TAX	0	0	0	1	0	1	0	0	1	0	0 5 2	1	1	(A) ← (X)
	TASP	0	0	0	1	0	1	0	0	0	0	0 5 0	1	1	(A <sub>2</sub> –A <sub>0</sub> ) ← (SP <sub>2</sub> –SP <sub>0</sub> ) (A <sub>3</sub> ) ← 0
RAM addresses	LXY x, y	1	1	x <sub>3</sub>	x <sub>2</sub>	x <sub>1</sub>	x <sub>0</sub>	y <sub>3</sub>	y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>	3 x y	1	1	(X) ← x x = 0 to 15 (Y) ← y y = 0 to 15
	LZ z	0	0	0	1	0	0	1	0	z <sub>1</sub>	z <sub>0</sub>	0 4 8 +z	1	1	(Z) ← z z = 0 to 3
	INY	0	0	0	0	0	1	0	0	1	1	0 1 3	1	1	(Y) ← (Y) + 1
	DEY	0	0	0	0	0	1	0	1	1	1	0 1 7	1	1	(Y) ← (Y) – 1
RAM to register transfer	TAM j	1	0	1	1	0	0	j	j	j	j	2 C j	1	1	(A) ← (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15
	XAM j	1	0	1	1	0	1	j	j	j	j	2 D j	1	1	(A) ←→ (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15
	XAMD j	1	0	1	1	1	1	j	j	j	j	2 F j	1	1	(A) ←→ (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 (Y) ← (Y) – 1
	XAMI j	1	0	1	1	1	0	j	j	j	j	2 E j	1	1	(A) ←→ (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 (Y) ← (Y) + 1
	TMA j	1	0	1	0	1	1	j	j	j	j	2 B j	1	1	(M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15

Skip condition	Carry flag CY	Detailed description
–	–	Transfers the contents of register B to register A.
–	–	Transfers the contents of register A to register B.
–	–	Transfers the contents of register Y to register A.
–	–	Transfers the contents of register A to register Y.
–	–	Transfers the contents of register B to the high-order 4 bits (E3–E0) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
–	–	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A.
–	–	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
–	–	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A. “0” is stored to the bit 3 (A3) of register A.
–	–	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A. “0” is stored to the high-order 2 bits (A3, A2) of register A.
–	–	Transfers the contents of register X to register A.
–	–	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A. “0” is stored to the bit 3 (A3) of register A.
Continuous description	–	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
–	–	Loads the value z in the immediate field to register Z.
(Y) = 0	–	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	–	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
–	–	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
–	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed.
–	–	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.



MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation			
Arithmetic operation	LA n	0	0	0	1	1	1	n	n	n	n	0 7 n	1	1	(A) ← n n = 0 to 15
	TABP p	0	0	1	0	p5	p4	p3	p2	p1	p0	0 8 p +p	1	3	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note 1) (PCL) ← (DR2–DR0, A3–A0) (B) ← (ROM(PC)) <sup>7-4</sup> (A) ← (ROM(PC)) <sup>3-0</sup> (UPTF) = 1 (DR1, DR0) ← (ROM(PC)) <sup>9, 8</sup> (DR2) ← 0 (PC) ← (SK(SP)) (SP) ← (SP) – 1
	AM	0	0	0	0	0	0	1	0	1	0	0 0 A	1	1	(A) ← (A) + (M(DP))
	AMC	0	0	0	0	0	0	1	0	1	1	0 0 B	1	1	(A) ← (A) + (M(DP)) + (CY) (CY) ← Carry
	A n	0	0	0	1	1	0	n	n	n	n	0 6 n	1	1	(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0 1 8	1	1	(A) ← (A) AND (M(DP))
	OR	0	0	0	0	0	1	1	0	0	1	0 1 9	1	1	(A) ← (A) OR (M(DP))
	SC	0	0	0	0	0	0	0	1	1	1	0 0 7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0 0 6	1	1	(CY) ← 0
	SZC	0	0	0	0	1	0	1	1	1	1	0 2 F	1	1	(CY) = 0 ?
	CMA	0	0	0	0	0	1	1	1	0	0	0 1 C	1	1	(A) ← $\overline{(A)}$
Bit operation	RAR	0	0	0	0	0	1	1	1	0	1	0 1 D	1	1	
	SB j	0	0	0	1	0	1	1	1	j	j	0 5 C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
	RB j	0	0	0	1	0	0	1	1	j	j	0 4 C +j	1	1	(Mj(DP)) ← 0 j = 0 to 3
	SZB j	0	0	0	0	1	0	0	0	j	j	0 2 j	1	1	(Mj(DP)) = 0 ? j = 0 to 3

Note 1.M34571G4: p=0 to 31, M34571G6: p=0 to 47 and M34571GD: p=0 to 127.

Skip condition	Carry flag CY	Detailed description
Continuous description	–	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
–	–	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR <sub>2</sub> DR <sub>1</sub> DR <sub>0</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> ) <sub>2</sub> specified by registers A and D in page p. When UPTF is 1, Transfers bits 9, 8 to the low-order 2 bits (DR <sub>1</sub> , DR <sub>0</sub> ) of register D, and “0” is stored to the least significant bit (DR <sub>2</sub> ) of register D. When this instruction is executed, 1 stage of stack register (SK) is used.
–	–	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
–	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	–	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
–	–	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
–	–	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
–	1	Sets (1) to carry flag CY.
–	0	Clears (0) to carry flag CY.
(CY) = 0	–	Skips the next instruction when the contents of carry flag CY is “0”. Executes the next instruction when the contents of carry flag CY is “1”. The contents of carry flag CY remains unchanged.
–	–	Stores the one's complement for register A's contents in register A.
–	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
–	–	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
–	–	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	–	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is “0”. Executes the next instruction when the contents of bit j of M(DP) is “1”.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function	
		D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>						
Comparison operation	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
	SEAn	0	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n n = 0 to 15
		0	0	0	1	1	1	n	n	n	n	0	7	n			
Branch operation	Ba	0	1	1	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	1	8	a +a	1	1	(PCL) ← a <sub>6</sub> –a <sub>0</sub>
	BLp, a	0	0	1	1	1	p <sub>4</sub>	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	0	E	p +p	2	2	(PCH) ← p (Note 1) (PCL) ← a <sub>6</sub> –a <sub>0</sub>
		1	p <sub>6</sub>	p <sub>5</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	2	a	a			
	BLAp	0	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(PCH) ← p (Note 1) (PCL) ← (DR <sub>2</sub> –DR <sub>0</sub> , A <sub>3</sub> –A <sub>0</sub> )
		1	p <sub>6</sub>	p <sub>5</sub>	p <sub>4</sub>	0	0	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	2	p	p			
Subroutine operation	BMa	0	1	0	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	1	a	a	1	1	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a <sub>6</sub> –a <sub>0</sub>
	BMLp, a	0	0	1	1	0	p <sub>4</sub>	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	0	C	p +p	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note 1) (PCL) ← a <sub>6</sub> –a <sub>0</sub>
		1	p <sub>6</sub>	p <sub>5</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	2	a	a			
	BMLAp	0	0	0	0	1	1	0	0	0	0	0	3	0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note 1) (PCL) ← (DR <sub>2</sub> –DR <sub>0</sub> , A <sub>3</sub> –A <sub>0</sub> )
		1	p <sub>6</sub>	p <sub>5</sub>	p <sub>4</sub>	0	0	p <sub>3</sub>	p <sub>2</sub>	p <sub>1</sub>	p <sub>0</sub>	2	p	p			
Return operation	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1	1	(PC) ← (SK(SP)) (SP) ← (SP) – 1
	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1	2	(PC) ← (SK(SP)) (SP) ← (SP) – 1
	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) – 1

Note 1.M34571G4: p=0 to 31, M34571G6: p=0 to 47 and M34571GD: p=0 to 127.

Skip condition	Carry flag CY	Detailed description
(A) = (M(DP))	–	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n n = 0 to 15	–	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.
–	–	Branch within a page : Branches to address a in the identical page.
–	–	Branch out of a page : Branches to address a in page p.
–	–	Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
–	–	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
–	–	Call the subroutine : Calls the subroutine at address a in page p.
–	–	Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
–	–	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
–	–	Returns from subroutine to the routine called the subroutine.
No conditional skip	–	Returns from subroutine to the routine called the subroutine, and skips the next instruction at with no condition.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code										Hexadecimal notation	Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0				
Interrupt operation	DI	0	0	0	0	0	0	0	1	0	0	0 0 4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0 0 5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0 3 8	1	1	V10 = 0 : (EXF0) = 1 ? (EXF0) ← 0 V10 = 1 : SNZ0 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0 3 A	1	1	I12 = 0 : (INT0) = "L" ?  I12 = 1 : (INT0) = "H" ?
	SNZ1	0	0	0	0	1	1	1	0	0	1	0 3 9	1	1	V11 = 0 : (EXF1) = 1 ? (EXF1) ← 0 V11 = 1 : SNZ1 = NOP
	SNZI1	0	0	0	0	1	1	1	0	1	1	0 3 B	1	1	I22 = 0 : (INT1) = "L" ?  I22 = 1 : (INT1) = "H" ?
	TAV1	0	0	0	1	0	1	0	1	0	0	0 5 4	1	1	(A) ← (V1)
	TV1A	0	0	0	0	1	1	1	1	1	1	0 3 F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0 5 5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0 3 E	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2 5 3	1	1	(A) ← (I1)
	TI1A	1	0	0	0	0	1	0	1	1	1	2 1 7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2 5 4	1	1	(A) ← (I2)
	TI2A	1	0	0	0	0	1	1	0	0	0	2 1 8	1	1	(I2) ← (A)
Timer operation	TPAA	1	0	1	0	1	0	1	0	1	0	2 A A	1	1	(PA1, PA0) ← (A1, A0)
	TAW1	1	0	0	1	0	0	1	0	1	1	2 4 B	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2 0 E	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2 4 C	1	1	(A) ← (W2)
	TW2A	1	0	0	0	0	0	1	1	1	1	2 0 F	1	1	(W2) ← (A)
	TAW3	1	0	0	1	0	0	1	1	0	1	2 4 D	1	1	(A) ← (W3)
	TW3A	1	0	0	0	0	1	0	0	0	0	2 1 0	1	1	(W3) ← (A)
	TAW5	1	0	0	1	0	0	1	1	1	1	2 4 F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2 1 2	1	1	(W5) ← (A)

Skip condition	Carry flag CY	Detailed description
–	–	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
–	–	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0 : (EXF0) = 1	–	When V10 = 0 : Clears (0) to the EXF0 flag and skips the next instruction when external 0 interrupt request flag EXF0 is "1". When the EXF0 flag is "0", executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
(INT0) = "L" However, I12 = 0	–	When I12 = 0 : Skips the next instruction when the level of INT0 pin is "L". Executes the next instruction when the level of INT0 pin is "H".
(INT0) = "H" However, I12 = 1	–	When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H". Executes the next instruction when the level of INT0 pin is "L". (I12: bit 2 of interrupt control register I1)
V11 = 0 : (EXF1) = 1	–	When V11 = 0 : Clears (0) to the EXF1 flag and skips the next instruction when external 1 interrupt request flag EXF1 is "1". When the EXF1 flag is "0", executes the next instruction. When V11 = 1 : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
I22 = 0 : (INT1) = "L"	–	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L". Executes the next instruction when the level of INT1 pin is "H".
I22 = 1 : (INT1) = "H"	–	When I22 = 1 : Skips the next instruction when the level of INT1 pin is "H". Executes the next instruction when the level of INT1 pin is "L". (I22: bit 2 of interrupt control register I2)
–	–	Transfers the contents of interrupt control register V1 to register A.
–	–	Transfers the contents of register A to interrupt control register V1.
–	–	Transfers the contents of interrupt control register V2 to register A.
–	–	Transfers the contents of register A to interrupt control register V2.
–	–	Transfers the contents of interrupt control register I1 to register A.
–	–	Transfers the contents of register A to interrupt control register I1.
–	–	Transfers the contents of interrupt control register I2 to register A.
–	–	Transfers the contents of register A to interrupt control register I2.
–	–	Transfers the contents of register A (A1, A0) to timer control register PA.
–	–	Transfers the contents of timer control register W1 to register A.
–	–	Transfers the contents of register A to timer control register W1.
–	–	Transfers the contents of timer control register W2 to register A.
–	–	Transfers the contents of register A to timer control register W2.
–	–	Transfers the contents of timer control register W3 to register A.
–	–	Transfers the contents of register A to timer control register W3.
–	–	Transfers the contents of timer control register W5 to register A.
–	–	Transfers the contents of register A to timer control register W5.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Number of words	Number of cycles	Function
		D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Hexadecimal notation			
Timer operation	TABPS	1	0	0	1	1	1	0	1	0	1	2 7 5	1	1	(B) ← (TPS <sub>7</sub> –TPS <sub>4</sub> ) (A) ← (TPS <sub>3</sub> –TPS <sub>0</sub> )
	TPSAB	1	0	0	0	1	1	0	1	0	1	2 3 5	1	1	(RPS <sub>7</sub> –RPS <sub>4</sub> ) ← (B) (TPS <sub>7</sub> –TPS <sub>4</sub> ) ← (B) (RPS <sub>3</sub> –RPS <sub>0</sub> ) ← (A) (TPS <sub>3</sub> –TPS <sub>0</sub> ) ← (A)
	TAB1	1	0	0	1	1	1	0	0	0	0	2 7 0	1	1	(B) ← (T1 <sub>7</sub> –T1 <sub>4</sub> ) (A) ← (T1 <sub>3</sub> –T1 <sub>0</sub> )
	T1AB	1	0	0	0	1	1	0	0	0	0	2 3 0	1	1	(R1 <sub>7</sub> –R1 <sub>4</sub> ) ← (B) (T1 <sub>7</sub> –T1 <sub>4</sub> ) ← (B) (R1 <sub>3</sub> –R1 <sub>0</sub> ) ← (A) (T1 <sub>3</sub> –T1 <sub>0</sub> ) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2 3 F	1	1	(R1 <sub>7</sub> –R1 <sub>4</sub> ) ← (B) (R1 <sub>3</sub> –R1 <sub>0</sub> ) ← (A)
	TAB2	1	0	0	1	1	1	0	0	0	1	2 7 1	1	1	(B) ← (T2 <sub>7</sub> –T2 <sub>4</sub> ) (A) ← (T2 <sub>3</sub> –T2 <sub>0</sub> )
	T2AB	1	0	0	0	1	1	0	0	0	1	2 3 1	1	1	(R2 <sub>7</sub> –R2 <sub>4</sub> ) ← (B) (T2 <sub>7</sub> –T2 <sub>4</sub> ) ← (B) (R2 <sub>3</sub> –R2 <sub>0</sub> ) ← (A) (T2 <sub>3</sub> –T2 <sub>0</sub> ) ← (A)
	TAB3	1	0	0	1	1	1	0	0	1	0	2 7 2	1	1	(B) ← (T3 <sub>7</sub> –T3 <sub>4</sub> ) (A) ← (T3 <sub>3</sub> –T3 <sub>0</sub> )
	T3AB	1	0	0	0	1	1	0	0	1	0	2 3 2	1	1	(R3L <sub>7</sub> –R3L <sub>4</sub> ) ← (B) (T3 <sub>7</sub> –T3 <sub>4</sub> ) ← (B) (R3L <sub>3</sub> –R3L <sub>0</sub> ) ← (A) (T3 <sub>3</sub> –T3 <sub>0</sub> ) ← (A)
	T3HAB	1	0	0	0	1	1	1	1	0	1	2 3 D	1	1	(R3H <sub>7</sub> –R3H <sub>4</sub> ) ← (B) (R3H <sub>3</sub> –R3H <sub>0</sub> ) ← (A)
	T3R3L	1	0	0	0	1	1	0	1	0	0	2 3 4	1	1	(T3 <sub>7</sub> ) ← (R3L)
	SNZT1	1	0	1	0	0	0	0	0	0	0	2 8 0	1	1	V1 <sub>2</sub> = 0 : (T1F) = 1 ? After skipping, (T1F) ← 0 V1 <sub>2</sub> = 1 : SNZT1=NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2 8 1	1	1	V1 <sub>3</sub> = 0 : (T2F) = 1 ? After skipping, (T2F) ← 0 V1 <sub>3</sub> = 1 : SNZT2=NOP
	SNZT3	1	0	1	0	0	0	0	0	1	0	2 8 2	1	1	V2 <sub>0</sub> = 0 : (T3F) = 1 ? After skipping, (T3F) ← 0 V2 <sub>0</sub> = 1 : SNZT3=NOP

Skip condition	Carry flag CY	Detailed description
–	–	Transfers the high-order 4 bits of prescaler to register B. Transfers the low-order 4 bits of prescaler to register A.
–	–	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS. Transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
–	–	Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A.
–	–	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1L. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1L.
–	–	Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1.
–	–	Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.
–	–	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2L. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2L.
–	–	Transfers the high-order 4 bits (T37–T34) of timer 3 to register B. Transfers the low-order 4 bits (T33–T30) of timer 3 to register A.
–	–	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3L. Transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3L.
–	–	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3H. Transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3H.
–	–	Transfers the contents of timer 3 reload register R3L to timer 3.
V12 = 0 : (T1F) = 1	–	When V12 = 0 : Clears (0) to the T1F flag and skips the next instruction when timer 1 interrupt request flag T1F is “1”. When the T1F flag is “0”, executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1)
V13 = 0 : (T2F) = 1	–	When V13 = 0 : Clears (0) to the T2F flag and skips the next instruction when timer 2 interrupt request flag T2F is “1”. When the T2F flag is “0”, executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1)
V20 = 0 : (T3F) = 1	–	When V20 = 0 : Clears (0) to the T3F flag and skips the next instruction when timer 3 interrupt request flag T3F is “1”. When the T3F flag is “0”, executes the next instruction. When V20 = 1 : This instruction is equivalent to the NOP instruction. (V20: bit 0 of interrupt control register V2)



MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0					
Input/Output operation	IAP0	1	0	0	1	1	0	0	0	0	0	2 6 0	1	1	(A) ← (P0)	
	OP0A	1	0	0	0	1	0	0	0	0	0	2 2 0	1	1	(P0) ← (A)	
	IAP1	1	0	0	1	1	0	0	0	0	1	2 6 1	1	1	(A) ← (P1)	
	OP1A	1	0	0	0	1	0	0	0	0	1	2 2 1	1	1	(P1) ← (A)	
	IAP2	1	0	0	1	1	0	0	0	1	0	2 6 2	1	1	(A1, A0) ← (P21, P20) (A3, A2) ← 0	
	OP2A	1	0	0	0	1	0	0	0	1	0	2 2 2	1	1	(P21, P20) ← (A1, A0)	
	IAP3	1	0	0	1	1	0	0	0	1	1	2 6 3	1	1	(A1, A0) ← (P31, P30) (A3, A2) ← 0	
	OP3A	1	0	0	0	1	0	0	0	1	1	2 2 3	1	1	(P31, P30) ← (A1, A0)	
	CLD	0	0	0	0	0	1	0	0	0	1	0 1 1	1	1	(D) ← 1	
	RD	0	0	0	0	0	1	0	1	0	0	0 1 4	1	1	(D(Y)) ← 0 (Y) = 0 to 4	
	SD	0	0	0	0	0	1	0	1	0	1	0 1 5	1	1	(D(Y)) ← 1 (Y) = 0 to 4	
	SZD	0	0	0	0	1	0	0	1	0	0	0 2 4	2	2	(D(Y)) = 0 ? (Y) = 0 to 4	
		0	0	0	0	1	0	1	0	1	1	0 2 B				
	RCP	1	0	1	0	0	0	1	1	0	0	2 8 C	1	1	(C) ← (0)	
	SCP	1	0	1	0	0	0	1	1	0	1	2 8 D	1	1	(C) ← (1)	
	TFR0A	1	0	0	0	1	0	1	0	0	0	2 2 8	1	1	(FR0) ← (A)	
	TFR1A	1	0	0	0	1	0	1	0	0	1	2 2 9	1	1	(FR1) ← (A)	
	TAPU0	1	0	0	1	0	1	0	1	1	1	2 5 7	1	1	(A) ← (PU0)	
	TPU0A	1	0	0	0	1	0	1	1	0	1	2 2 D	1	1	(PU0) ← (A)	
	TAPU1	1	0	0	1	0	1	1	1	1	0	2 5 E	1	1	(A) ← (PU1)	
	TPU1A	1	0	0	0	1	0	1	1	1	0	2 2 E	1	1	(PU1) ← (A)	
	TAPU2	1	0	0	1	0	1	1	1	1	1	2 5 F	1	1	(A) ← (PU2)	
	TPU2A	1	0	0	0	1	0	1	1	1	1	2 2 F	1	1	(PU2) ← (A)	
	IAK	1	0	0	1	1	0	1	1	1	1	2 6 F	1	1	(A0) ← (K) (A3–A1) ← 0	

Skip condition	Carry flag CY	Detailed description
–	–	Transfers the input of port P0 to register A.
–	–	Outputs the contents of register A to port P0.
–	–	Transfers the input of port P1 to register A.
–	–	Outputs the contents of register A to port P1.
–	–	Transfers the input of port P2 to the low-order 2 bits (A1, A0) of register A. "0" is stored to the high-order 2 bits (A3, A2) of register A.
–	–	Outputs the contents of the low-order 2 bits (A1, A0) of register A to port P2.
–	–	Transfers the input of port P3 to the low-order 2 bits (A1, A0) of register A. "0" is stored to the high-order 2 bits (A3, A2) of register A.
–	–	Outputs the contents of the low-order 2 bits (A1, A0) of register A to port P3.
–	–	Sets (1) to port D.
–	–	Clears (0) to a bit of port D specified by register Y.
–	–	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 Y = 0 to 4	–	Skips the next instruction when a bit of port D specified by register Y is "0". Executes the next instruction when a bit of port D specified by register Y is "1".
–	–	Clears (0) to port C.
–	–	Sets (1) to port C.
–	–	Transfers the contents of register A to port output structure control register FR0.
–	–	Transfers the contents of register A to port output structure control register FR1.
–	–	Transfers the contents of pull-up control register PU0 to register A.
–	–	Transfers the contents of register A to pull-up control register PU0.
–	–	Transfers the contents of pull-up control register PU1 to register A.
–	–	Transfers the contents of register A to pull-up control register PU1.
–	–	Transfers the contents of pull-up control register PU2 to register A.
–	–	Transfers the contents of register A to pull-up control register PU2.
–	–	Transfers the input of port K to the least significant bit (A0) of register A. "0" is stored to the high-order 3 bits (A3–A1) of register A.

## MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation			
Input/Output operation	TAK0	1	0	0	1	0	1	0	1	1	0	2 5 6	1	1	(A) ← (K0)
	TK0A	1	0	0	0	0	1	1	0	1	1	2 1 B	1	1	(K0) ← (A)
	TAK1	1	0	0	1	0	1	1	0	0	1	2 5 9	1	1	(A) ← (K1)
	TK1A	1	0	0	0	0	1	0	1	0	0	2 1 4	1	1	(K1) ← (A)
	TAK2	1	0	0	1	0	1	1	0	1	0	2 5 A	1	1	(A) ← (K2)
	TK2A	1	0	0	0	0	1	0	1	0	1	2 1 5	1	1	(K2) ← (A)
	TAL1	1	0	0	1	0	0	1	0	1	0	2 4 A	1	1	(A) ← (L1)
	TL1A	1	0	0	0	0	0	1	0	1	0	2 0 A	1	1	(L1) ← (A)
Other operation	TAMR	1	0	0	1	0	1	0	0	1	0	2 5 2	1	1	(A) ← (MR)
	TMRA	1	0	0	0	0	1	0	1	1	0	2 1 6	1	1	(MR) ← (A)
	NOP	0	0	0	0	0	0	0	0	0	0	0 0 0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0 0 2	1	1	RAM back-up
	EPOF	0	0	0	1	0	1	1	0	1	1	0 5 B	1	1	POF instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0 0 3	1	1	(P) = 1 ?
	WRST	1	0	1	0	1	0	0	0	0	0	2 A 0	1	1	(WDF1) = 1 ? (WDF1) ← 0
	DWDT	1	0	1	0	0	1	1	1	0	0	2 9 C	1	1	Stop of watchdog timer function enabled
	SRST	0	0	0	0	0	0	0	0	0	1	0 0 1	1	1	System reset
	RUPT	0	0	0	1	0	1	1	0	0	0	0 5 8	1	1	(UPTF) ← 0
	SUPT	0	0	0	1	0	1	1	0	0	1	0 5 9	1	1	(UPTF) ← 1
	SNZVD	1	0	1	0	0	0	1	0	1	0	2 8 A	1	1	V23 = 0 : (VDF) = 1 ? V23 = 1 : SNZVD = NOP
	RBK (Note 1)	0	0	0	1	0	0	0	0	0	0	0 4 0	1	1	p6 ← 0 when TABP p instruction is executed.
	SBK (Note 1)	0	0	0	1	0	0	0	0	0	1	0 4 1	1	1	p6 ← 1 when TABP p instruction is executed.

Note 1. This instruction cannot be used for the M34571G4/G6.

Skip condition	Carry flag CY	Detailed description
–	–	Transfers the contents of key-on wakeup control register K0 to register A.
–	–	Transfers the contents of register A to key-on wakeup control register K0.
–	–	Transfers the contents of key-on wakeup control register K1 to register A.
–	–	Transfers the contents of register A to key-on wakeup control register K1.
–	–	Transfers the contents of key-on wakeup control register K2 to register A.
–	–	Transfers the contents of register A to key-on wakeup control register K2.
–	–	Transfers the contents of key-on wakeup control register L1 to register A.
–	–	Transfers the contents of register A to key-on wakeup control register L1.
–	–	Transfers the contents of clock control register MR to register A.
–	–	Transfers the contents of register A to clock control register MR.
–	–	No operation; Adds 1 to program counter value, and others remain unchanged.
–	–	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction. Operations of all functions are stopped.
–	–	Makes the immediate after POF instruction valid by executing the EPOF instruction.
(P) = 1	–	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0".
(WDF1) = 1	–	Clears (0) to the WDF1 flag and skips the next instruction when watchdog timer flag WDF1 is "1". When the WDF1 flag is "0", executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
–	–	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
–	–	System reset occurs.
–	–	Clears (0) to the high-order bit reference enable flag UPTF.
–	–	Sets (1) to the high-order bit reference enable flag UPTF.
V23 = 0 : (VDF) = 1	–	When V23 = 0 : Skips the next instruction when voltage detector interrupt request flag VDF is "1". The VDF flag is not cleared to "0". When the VDF flag is "0", executes the next instruction. When V23 = 1 : This instruction is equivalent to the NOP instruction.
–	–	Sets referring data area to pages 0 to 63 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
–	–	Sets referring data area to pages 64 to 127 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.

# INSTRUCTION CODE TABLE

D3-D0 Hex, notation	D9-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 to 010111	011000 to 011111
		00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10-17	18-F
0000	0	NOP	BLA	SZB 0	BMLA	RBK ***	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32*	TABP 48**	BML	BML	BL	BL	BM	B
0001	1	SRST	CLD	SZB 1	-	SBK ***	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33*	TABP 49**	BML	BML	BL	BL	BM	B
0010	2	POF	-	SZB 2	-	-	TAX	A 2	LA 2	TABP 2	TABP 18	TABP 34*	TABP 50**	BML	BML	BL	BL	BM	B
0011	3	SNZP	INY	SZB 3	-	-	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35*	TABP 51**	BML	BML	BL	BL	BM	B
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36*	TABP 52**	BML	BML	BL	BL	BM	B
0101	5	EI	SD	SEAn	-	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37*	TABP 53**	BML	BML	BL	BL	BM	B
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38*	TABP 54**	BML	BML	BL	BL	BM	B
0111	7	SC	DEY	-	-	-	-	A 7	LA 7	TABP 7	TABP 23	TABP 39*	TABP 55**	BML	BML	BL	BL	BM	B
1000	8	-	AND	-	SNZ0	LZ 0	RUPT	A 8	LA 8	TABP 8	TABP 24	TABP 40*	TABP 56**	BML	BML	BL	BL	BM	B
1001	9	-	OR	TDA	SNZ1	LZ 1	SUPT	A 9	LA 9	TABP 9	TABP 25	TABP 41*	TABP 57**	BML	BML	BL	BL	BM	B
1010	A	AM	TEAB	TABE	SNZI 0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26	TABP 42*	TABP 58**	BML	BML	BL	BL	BM	B
1011	B	AMC	-	-	SNZI 1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43*	TABP 59**	BML	BML	BL	BL	BM	B
1100	C	TYA	CMA	-	-	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44*	TABP 60**	BML	BML	BL	BL	BM	B
1101	D	-	RAR	-	-	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45*	TABP 61**	BML	BML	BL	BL	BM	B
1110	E	TBA	TAB	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46*	TABP 62**	BML	BML	BL	BL	BM	B
1111	F	-	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47*	TABP 63**	BML	BML	BL	BL	BM	B

The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

	The second word
BL	10 0aaa aaaa
BML	10 0aaa aaaa
BLA	10 0p00 pppp
BMLA	10 0p00 pppp
SEA	00 0111 nnnn
SZD	00 0010 1011

- \*, \*\*, and \*\*\* cannot be used in the M34571G4.
- \*\* and \*\*\* cannot be used in the M34571G6.
- A page referred by the TABP instruction can be switched by the SBK and RBK instructions in the M34571GD.  
 The pages which can be referred by the TABP instruction after the RBK instruction is executed are 0 to 63.  
 The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 127 (Ex. TABP 0 TABP 64).  
 When the SBK instruction is not used, the pages which can be referred by the TABP instruction are 0 to 63.

# INSTRUCTION CODE TABLE

D3-D0 Hex, notation	D9-D4 Hex, notation	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 to 111111
		20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30-3F
0000	0	—	TW3A	OP0A	T1AB	—	—	IAP0	TAB1	SNZT 1	—	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	—	—	OP1A	T2AB	—	—	IAP1	TAB2	SNZT 2	—	—	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	—	TW5A	OP2A	T3AB	—	TAMR	IAP2	TAB3	SNZT 3	—	—	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	—	—	OP3A	—	—	TAI1	IAP3	—	—	—	—	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	—	TK1A	—	T3R3L	—	TAI2	—	—	—	—	—	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	—	TK2A	—	TPSAB	—	—	—	TABPS	—	—	—	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	—	TMRA	—	—	—	TAK0	—	—	—	—	—	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	—	TI1A	—	—	—	TAPU0	—	—	—	—	—	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	—	TI2A	TFR0A	—	—	—	—	—	—	—	—	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	—	—	TFR1A	—	—	TAK1	—	—	—	—	—	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	A	TL1A	—	—	—	TAL1	TAK2	—	—	SNZVD	—	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	B	—	TK0A	—	—	TAW1	—	—	—	—	—	—	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	C	—	—	—	—	TAW2	—	—	—	RCP	DWDT	—	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	—	—	TPU0A	T3HAB	TAW3	—	—	—	SCP	—	—	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	—	TPU1A	—	—	TAPU1	—	—	—	—	—	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	—	TPU2A	TR1AB	TAW5	TAPU2	IAK	—	—	—	—	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked “—.”

The codes for the second word of a two-word instruction are described below.

	The second word
BL	10 0aaa aaaa
BML	10 0aaa aaaa
BLA	10 0p00 pppp
BMLA	10 0p00 pppp
SEA	00 0111 nnnn
SZD	00 0010 1011

## Electrical characteristics

### Absolute maximum ratings

**Table 25 Absolute maximum ratings**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>DD</sub>	Supply voltage	-	-0.3 to 6.5	V
V <sub>I</sub>	Input voltage P0, P1, P20/INT0, P21/INT1, P3, D0-D3, D4/CNTR0, K, $\overline{\text{RESET}}$ , X <sub>IN</sub>	-	-0.3 to V <sub>DD</sub> +0.3	V
V <sub>O</sub>	Output voltage P0, P1, P2, P3, D0-D3, D4/CNTR0, $\overline{\text{RESET}}$	Output transistors in cut-off state	-0.3 to V <sub>DD</sub> +0.3	V
V <sub>O</sub>	Output voltage C, X <sub>OUT</sub>	-	-0.3 to V <sub>DD</sub> +0.3	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25 °C	300	mW
T <sub>opr</sub>	Operating temperature range	-	-20 to 85	°C
T <sub>stg</sub>	Storage temperature range	-	-40 to 125	°C

## Recommended operating conditions

Table 26 Recommended operating conditions 1 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
VDD	Supply voltage (with a ceramic resonator)	f(STCK) ≤ 6MHz	4		5.5	V
		f(STCK) ≤ 4.4MHz	2.7		5.5	
		f(STCK) ≤ 2.2MHz	2		5.5	
		f(STCK) ≤ 1.1MHz	1.8		5.5	
VDD	Supply voltage (when an external clock is used)	f(STCK) ≤ 4.8MHz	4		5.5	V
		f(STCK) ≤ 3.2MHz	2.7		5.5	
		f(STCK) ≤ 1.6MHz	2		5.5	
		f(STCK) ≤ 0.8MHz	1.8		5.5	
VRAM	RAM back-up voltage	(at RAM back-up)	1.6		5.5	V
VSS	Supply voltage			0		V
VIH	“H” level input voltage	P0, P1, P2, P3, D0–D4, K	0.8VDD		VDD	V
		XIN	0.7VDD		VDD	
		RESET, INT0, INT1	0.85VDD		VDD	
		CNTR0	0.85VDD		VDD	
VIL	“L” level input voltage	P0, P1, P2, P3, D0–D4, K	0		0.3VDD	mA
		XIN	0		0.3VDD	
		RESET, INT0, INT1	0		0.3VDD	
		CNTR0	0		0.15VDD	
IOH(peak)	“H” level peak output current	P3, D0–D3	VDD = 5V		–20	mA
			VDD = 3V		–10	
		C, CNTR1	VDD = 5V		–30	
			VDD = 3V		–15	
IOH(avg)	“H” level average output current (Note 1)	P3, D0–D3	VDD = 5V		–10	mA
			VDD = 3V		–5	
		C, CNTR1	VDD = 5V		–15	
			VDD = 3V		–7	
IOL(peak)	“L” level peak output current	P0, P1, P2, P3, D0–D4, C, RESET, CNTR0, CNTR1,	VDD = 5V		24	mA
			VDD = 3V		12	
IOL(avg)	“L” level average output current (Note 1)	P0, P1, P2, P3, D0–D4, C, RESET, CNTR0, CNTR1,	VDD = 5V		12	mA
			VDD = 3V		6	
ΣIOH(avg)	“H” level total average current	P3, D0–D3, C, CNTR1			–30	mA
ΣIOL(avg)	“L” level total average current	P0, P10, P11, RESET			30	mA
		P10, P11, P2, P3, D0–D4, C, CNTR0, CNTR1			30	


Note 1. The average output current is the average value during 100ms.



**Table 27 Recommended operating conditions 2 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)**

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
f(XIN)	Oscillation frequency (with a ceramic resonator)	Through mode	VDD = 4.0 V to 5.5 V		6	MHz
			VDD = 2.7 V to 5.5 V		4.4	
			VDD = 2.0 V to 5.5 V		2.2	
			VDD = 1.8 V to 5.5 V		1.1	
		Internal frequency divided by 2	VDD = 2.7 V to 5.5 V		6	
			VDD = 2.0 V to 5.5 V		4.4	
			VDD = 1.8 V to 5.5 V		2.2	
		Internal frequency divided by 4, 8	VDD = 2.0 V to 5.5 V		6	
			VDD = 1.8 V to 5.5 V		4.4	
f(XIN)	Oscillation frequency (with an external clock input)	Through mode	VDD = 4.0 V to 5.5 V		4.8	MHz
			VDD = 2.7 V to 5.5 V		3.2	
			VDD = 2.0 V to 5.5 V		1.6	
			VDD = 1.8 V to 5.5 V		0.8	
		Internal frequency divided by 2	VDD = 2.7 V to 5.5 V		4.8	
			VDD = 2.0 V to 5.5 V		3.2	
			VDD = 1.8 V to 5.5 V		1.6	
		Internal frequency divided by 4, 8	VDD = 2.0 V to 5.5 V		4.8	
			VDD = 1.8 V to 5.5 V		3.2	
f(CNTR)	Timer external input frequency	CNTR0, CNTR1			f(STCK)/6	Hz
tw(CNTR)	Timer external input period ("H" and "L" pulse width)	CNTR0, CNTR1	3/f(STCK)			s
TPON	Power-on reset circuit valid supply voltage rising time (Note 1)	VDD = 0 → 1.8V			100	μs

Note 1. If the rising time exceeds the maximum rating value, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.



**Fig 71. System clock (STCK) operating condition map**

## Electrical characteristics

Table 28 Electrical characteristics 1 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits			Unit
					Min.	Typ.	Max.	
VOH	“H” level output voltage	P3, D0–D4 CNTR0	VDD = 5V	IOH = -10mA	3			V
				IOH = -3mA	4.1			
			VDD = 3V	IOH = -5mA	2.1			
				IOH = -1mA	2.4			
VOH	“H” level output voltage	C CNTR1	VDD = 5V	IOH = -20mA	3			V
				IOH = -6mA	4.1			
			VDD = 3V	IOH = -10mA	2.1			
				IOH = -3mA	2.4			
VOL	“L” level output voltage	P0, P1, P2, P3, D0–D4 RESET, C, CNTR0, CNTR1	VDD = 5V	IOH = 15mA			2	V
				IOH = 5mA			0.9	
			VDD = 3V	IOH = 9mA			1.4	
				IOH = 3mA			0.9	
IiH	“H” level input current	P0, P1, P2, P3, D0–D4, K RESET, INT0, INT1 CNTR0	VI = VDD				2	μA
IiL	“L” level input current	P0, P1, P2, P3, D0–D4, K RESET, INT0, INT1 CNTR0	VI = 0V P0, P1, P2 No pull-up				-2	μA
RPU	Pull-up resistor value	P0, P1, P2 RESET	VI = 0V	VDD = 5V	30	60	125	kΩ
				VDD = 3V	50	120	250	
VT+ – VT–	Hysteresis	RESET, INT0, INT1	VDD = 5V			1		V
			VDD = 3V			0.4		
VT+ – VT–	Hysteresis	CNTR0	VDD = 5V			0.2		V
			VDD = 3V			0.2		
IDD	Supply current	at active mode (with a ceramic resonator) (Note 1)	VDD = 5V f(XIN) = 6MHz f(RING) = stop	f(STCK) = f(XIN)/8		1.2	2.4	mA
				f(STCK) = f(XIN)/4		1.3	2.6	
				f(STCK) = f(XIN)/2		1.6	3.2	
				f(STCK) = f(XIN)		2.2	4.4	
			VDD = 3V f(XIN) = 4MHz f(RING) = stop	f(STCK) = f(XIN)/8		0.3	0.6	mA
				f(STCK) = f(XIN)/4		0.4	0.8	
				f(STCK) = f(XIN)/2		0.6	1.2	
				f(STCK) = f(XIN)		0.8	1.6	
		at RAM back-up mode (POF instruction execution)	Ta = 25°C			0.1	3	μA
			VDD = 5V				10	
			VDD = 3V				6	

Note 1. The voltage drop detection circuit operation current (I<sub>RST</sub>) is added.

## Voltage drop detection circuit characteristics

**Table 29 Voltage drop detection circuit characteristics (Ta = –20 °C to 85 °C, unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VRST-	Detection voltage (reset occurs) (Note 1)	Ta = 25°C		1.65		V
		–20°C ≤ Ta < 0°C	1.6		2.2	
		0°C ≤ Ta < 50°C	1.3		2.1	
		50°C ≤ Ta ≤ 85°C	1.1		1.8	
VRST+	Detection voltage (reset release) (Note 2)	Ta = 25°C		1.75		V
		–20°C ≤ Ta < 0°C	1.7		2.3	
		0°C ≤ Ta < 50°C	1.4		2.2	
		50°C ≤ Ta ≤ 85°C	1.2		1.9	
VINT	Detection voltage (Interrupt occurs) (Note 3)	Ta = 25°C		1.85		V
		–20°C ≤ Ta < 0°C	1.8		2.4	
		0°C ≤ Ta < 50°C	1.5		2.3	
		50°C ≤ Ta ≤ 85°C	1.3		2.2	
VRST+ –VRST-	Detection voltage hysteresis			0.1		V
IRST	Voltage drop detection circuit operation current (Note 4)	VDD = 5V		40	80	μA
		VDD = 3V		20	40	
		VDD = 1.65V		7	15	
TRST	Detection time (Note 5)	VDD → (VRST– –0.1V)		0.2	1.2	ms

Note 1.The detection voltage (VRST–) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.


Note 2.The detection voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.

Note 3.When the supply voltage goes lower than the detection voltage (VINT), the voltage drop detection circuit interrupt request flag (VDF) is set to "1".

Note 4.IRST is added to IDD (power current).




Note 5.The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST– –0.1V].

## Basic timing diagram



# PACKAGE OUTLINE

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-SSOP24-5.3x10.1-0.80	PRSP0024GA-A	24P2Q-A	0.2g



NOTE)  
1. DIMENSIONS \*1\* AND \*2\*  
DO NOT INCLUDE MOLD FLASH.  
2. DIMENSION \*3\* DOES NOT  
INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	10.0	10.1	10.2
E	5.2	5.3	5.4
A <sub>2</sub>	—	1.8	—
A	—	—	2.1
A <sub>1</sub>	0	0.1	0.2
b <sub>p</sub>	0.3	0.35	0.45
c	0.18	0.2	0.25
θ	0°	—	8°
H <sub>E</sub>	7.5	7.8	8.1
e	0.65	0.8	0.95
y	—	—	0.10
L	0.4	0.6	0.8

REVISION HISTORY	4571 Group Datasheet
------------------	----------------------

Rev.	Date	Description	
		Page	Summary
1.00	Feb. 20, 2006	–	First edition issued
1.01	Apr. 18, 2007	1	FEATURES: Description revised
		4	Table 2: Subroutine nesting added
		6	Table 5: Port P2; P2 <sub>0</sub> → P2 <sub>0</sub> /INT0, P2 <sub>1</sub> → P2 <sub>1</sub> /INT1
		30	Table 17: Timer control register W1; CNTR1 input → CNTR0 input
		31	<ul style="list-style-type: none"> <li>• Timer control register PA: Description revised</li> <li>• Timer control register W3: Description revised</li> </ul>
			(2) Prescaler: PRS → RPS
		32	(5) Timer 3: Description revised
		37	WATCHDOG TIMER: Description revised
		47	Table 21: Title revised
		48	Table 22: Title revised
		49	Fig 50: Ceramic resonator circuit → Ceramic oscillation circuit
		51	QzROM Writing Mode added
		59	NOTES ON NOISE added
		64	Timer control register W1: CNTR1 input → CNTR0 input
		69	SNZ1: V1 <sub>0</sub> → V1 <sub>1</sub>
1.02	May. 25, 2007	86	SUPT: Description revised
		112	T3HAB: Description revised
		122	Table 28: IDD; (with a ceramic <u>oscillator</u> ) → (with a ceramic <u>resonator</u> )
1.02	May. 25, 2007	All pages	"PRELIMINARY" deleted

## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

### Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guarantees regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



### RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

**Renesas Technology America, Inc.**  
450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

**Renesas Technology (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

**Renesas Technology Hong Kong Ltd.**  
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.**  
10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

**Renesas Technology Singapore Pte. Ltd.**  
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**  
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

**Renesas Technology Malaysia Sdn. Bhd**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510