

August 1986 Revised March 2000

DM74LS74A

Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| DM74LS74AM | M14A | 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow |
| DM74LS85ASJ | M14D | 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| DM74LS74AN | N14A | 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

| | | Inp | uts | Outputs | | | | | | | |
|----|--------------------|-----|-----|---------|------------|------------------|--|--|--|--|--|
| | PR | CLR | CLK | D | Q | Q | | | | | |
| | L | Н | X | X | H | L | | | | | |
| | Н | L | Χ | X | L | Н | | | | | |
| | L | L | X | Х | H (Note 1) | H (Note 1) | | | | | |
| | Н | Н | 1 | Н | Н | L | | | | | |
| | Н | Н | 1 | L | L | Н | | | | | |
| | Н | Н | L | Х | Q_0 | \overline{Q}_0 | | | | | |
| ١. | - UICH Logic Loyel | | | | | | | | | | |

- H = HIGH Logic Leve
- X = Either LOW or HIGH Logic Level
- L = LOW Logic Level
- 1 = Positive-going Transition

 ${\bf Q}_0=$ The output logic level of ${\bf Q}$ before the indicated input conditions were established.

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.



DS006373

www.fairchildsemi.com



Absolute Maximum Ratings(Note 2)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

| Symbol | Parameter | | Min | Nom | Max | Units |
|------------------|--------------------------------|------------|------|-----|------|-------|
| V _{CC} | Supply Voltage | | 4.75 | 5 | 5.25 | V |
| V _{IH} | HIGH Level Input Voltage | | 2 | | | V |
| V _{IL} | LOW Level Input Voltage | | | | 0.8 | V |
| ОН | HIGH Level Output Current | | | | -0.4 | mA |
| loL | LOW Level Output Current | | | | 8 | mA |
| f _{CLK} | Clock Frequency (Note 3) | | 0 | | 25 | MHz |
| f _{CLK} | Clock Frequency (Note 4) | | 0 | | 20 | MHz |
| t _W | Pulse Width | Clock HIGH | 18 | | | |
| | (Note 3) | Preset LOW | 15 | | | ns |
| | | Clear LOW | 15 | | | |
| t _W | Pulse Width | Clock HIGH | 25 | | | |
| | (Note 4) | Preset LOW | 20 | | | ns |
| | | Clear LOW | 20 | | | |
| tsu | Setup Time (Note 3)(Note 5) | | 20↑ | | | ns |
| SU | Setup Time (Note 4)(Note 5) | | 25↑ | | | ns |
| Н | Hold Time (Note 5)(Note 6) | | 0↑ | | | ns |
| T _A | Free Air Operating Temperature | | 0 | | 70 | °C |

Note 3: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C, and $V_{CC} = 5$ V.

Note 4: $C_L=50$ pF, $R_L=2$ $k\Omega,\, T_A=25^{\circ}C,$ and $V_{CC}=5V.$

Note 5: The symbol (\uparrow) indicates the rising edge of the clock pulse is used for reference.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions | | Min | Typ (Note 7) | Max | Units |
|-----------------|------------------------------|---|--|-----|-----------------|------|-------|
| VI | Input Clamp Voltage | $V_{CC} = Min, I_I = -18 \text{ mA}$ | | | | -1.5 | V |
| V _{OH} | HIGH Level | V _{CC} = Min, I _{OH} = Max | | 2.7 | 3.4 | | V |
| | Output Voltage | $V_{IL} = Max, V_{IH} = Min$ | | 2.1 | 3.4 | | V |
| V _{OL} | LOW Level | V _{CC} = Min, I _{OL} = Max | V _{CC} = Min, I _{OL} = Max | | | 0.5 | |
| | Output Voltage | $V_{IL} = Max, V_{IH} = Min$ | | | 0.35 | 0.5 | V |
| | | I _{OL} = 4 mA, V _{CC} = Min | | | 0.25 | 0.4 | † |
| II | Input Current @ Max | V _{CC} = Max | Data | | | 0.1 | |
| | Input Voltage | $V_I = 7V$ | Clock | | | 0.1 | mA |
| | | | Preset | | | 0.2 | IIIA |
| | | | Clear | | | 0.2 | |
| I _{IH} | HIGH Level | V _{CC} = Max | Data | | | 20 | |
| | Input Current | $V_I = 2.7V$ | Clock | | | 20 | |
| | | | Clear | | | 40 | μΑ |
| | | | Preset | | | 40 | |
| I _{IL} | LOW Level | V _{CC} = Max | Data | | | -0.4 | |
| | Input Current | $V_I = 0.4V$ | Clock | | | -0.4 | mA |
| | | | Preset | | | -0.8 | IIIA |
| | | | Clear | | | -0.8 | |
| Ios | Short Circuit Output Current | V _{CC} = Max (Note 8) | , | -20 | | -100 | mA |
| I _{CC} | Supply Current | V _{CC} = Max (Note 9) | | | 4 | 8 | mA |

Note 7: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 8: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V_O = 2.125V with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.


 $\textbf{Note 9:} \ \ \text{With all outputs OPEN, I}_{CC} \ \text{is measured with CLOCK grounded after setting the Q and } \ \overline{Q} \ \text{outputs HIGH in turn.}$


Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

| | Parameter | From (Input) | $R_L = 2 k\Omega$ | | | | |
|------------------|--|-----------------|------------------------|-----|------------------------|-----|-------|
| Symbol | | To (Output) | C _L = 15 pF | | C _L = 50 pF | | Units |
| | | | Min | Max | Min | Max | |
| f _{MAX} | Maximum Clock Frequency | | 25 | | 20 | | MHz |
| t _{PLH} | Propagation Delay Time LOW-to-HIGH Level Output | Clock to Q or Q | | 25 | | 35 | ns |
| t _{PHL} | Propagation Delay Time HIGH-to-LOW Level Output | Clock to Q or Q | | 30 | | 35 | ns |
| t _{PLH} | Propagation Delay Time LOW-to-HIGH Level Output | Preset to Q | | 25 | | 35 | ns |
| t _{PHL} | Propagation Delay Time HIGH-to-LOW Level Output | Preset to Q | | 30 | | 35 | ns |
| t _{PLH} | Propagation Delay Time LOW-to-HIGH Level Output | Clear to Q | | 25 | | 35 | ns |
| t _{PHL} | Propagation Delay Time HIGH-to-LOW Level Output | Clear to Q | | 30 | | 35 | ns |







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com