# FAIRCHILD

SEMICONDUCTOR

# 74LVX157 Low Voltage Quad 2-Input Multiplexer

### **General Description**

The LVX157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (noninverted) form. The LVX157 can also be used as a function generator.

May 1993 Revised March 1999

# Features

- Input voltage level translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
  - Guaranteed simultaneous switching noise level and dynamic threshold performance


### **Ordering Code:**

Order Number	Package Number	Package Description
74LVX157M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVX157SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX157MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices are also avail	able in Tape and Reel. Spe	ecify by appending letter suffix "X" to the ordering code.


Devices are also available in Tape and Reel. Specify by appending letter suffix "X" to the ordering code.

### **Logic Symbols**

I<sub>0b</sub> I<sub>1b</sub> I<sub>0d</sub> I<sub>1d</sub> I<sub>0c</sub>



### **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description
I <sub>0a</sub> –I <sub>0d</sub>	Source 0 Data Inputs
I <sub>1a</sub> –I <sub>1d</sub>	Source 1 Data Inputs
Ē	Enable Input
S	Select Input
Z <sub>a</sub> –Z <sub>d</sub>	Outputs

#### © 1999 Fairchild Semiconductor Corporation DS011608.prf

www.fairchildsemi.com

**Truth Table** 

74LVX157

	Inputs					
E	S	I <sub>0</sub>	I <sub>1</sub>	Z		
н	х	Х	Х	L		
L	н	х	L	L		
L	н	х	н	н		
L	L	L	х	L		
L	L	Н	х	н		

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

## **Functional Description**

The LVX157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input  $(\overline{E})$  is active-LOW. When  $\vec{E}$  is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The LVX157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:


$$Z_{a} = \overline{E} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S})$$

 $Z_b = \overline{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S})$ 

# Logic Diagram

$$Z_{c} = \overline{E} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S})$$
$$Z_{d} = \overline{E} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S})$$

A common use of the LVX157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The LVX157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.



www.fairchildsemi.com

2

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> )	
$V_{1} = -0.5V$	–20 mA
DC Input Voltage (VI)	-0.5V to 7V
DC Output Diode Current (I <sub>OK</sub> )	
$V_0 = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±25 mA
DC V <sub>CC</sub> or Ground Current	
(I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation	180 mW

### Recommended Operating Conditions (Note 2)

2.0V to 3.6V
0V to 5.5V
0V to V <sub>CC</sub>
$-40^{\circ}C$ to $+85^{\circ}C$
0 ns/V to 100 ns/V

74LVX157

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>		$T_A = +25^{\circ}C$	;	$T_A = -40^\circ$	C to +85°C	Units	Conditions
0,	rarameter		Min	Тур	Max	Min	Max	onita	Conditions
VIH	HIGH Level	2.0	1.5			1.5			
	Input Voltage	3.0	2.0			2.0		V	
		3.6	2.4			2.4			
V <sub>IL</sub>	LOW Level	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$							
	Input Voltage	3.0			0.8		0.8	V	
		3.6			0.8		0.8		
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IL} \text{ or } V_{IH}  I_{OH} = -50 \ \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	I <sub>OH</sub> = -50 μA
		3.0	2.58			2.48			$I_{OH} = -4 \text{ mA}$
V <sub>OL</sub>	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IL} \text{ or } V_{IH}  I_{OL} = 50 \ \mu \text{A}$
	Output Voltage	3.0		0.0	0.1		0.1	V	$I_{OL} = 50 \ \mu A$
		3.0			0.36		0.44		$I_{OL} = 4 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	3.6			±0.1		±1.0	μA	$V_{IN} = 5.5V$ or GND
I <sub>CC</sub>	Quiescent Supply Current	3.6			4.0		40.0	μΑ	$V_{IN} = V_{CC}$ or GND


# Noise Characteristics (Note 3)

Symbol	Parameter	V <sub>CC</sub>	<b>T</b> <sub>A</sub> =	25°C	Units	C <sub>I</sub> (pF)	
Cymbol	i arameter	(V)	Тур	Limit		0 <sub>2</sub> (pr )	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	0.3	0.5	V	50	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	-0.3	-0.5	V	50	
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50	
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	3.3		0.8	V	50	

Note 3: Input  $t_r = t_f = 3ns$ 


www.fairchildsemi.com

Symbol	Parameter	v <sub>cc</sub>		$T_A = +25^{\circ}C$		$T_{A} = -40^{\circ}$	C to +85°C	Units	C <sub>l</sub> (p	F)
	Falanetei	(V)	Min	Тур	Max	Min	Max	Units	OL (P	, <b>т</b> ч
t <sub>PLH</sub>	Propagation	2.7		6.6	12.5	1.0	15.5		15	
t <sub>PHL</sub>	Delay Time			9.1	16.0	1.0	19.0	ns	50	
	I <sub>n</sub> to Z <sub>n</sub>	$\textbf{3.3}\pm\textbf{0.3}$		5.1	7.9	1.0	9.5	115	15	
				7.6	11.4	1.0	13.0		50	
t <sub>PLH</sub>	Propagation	2.7		8.9	16.9	1.0	20.5		15	
t <sub>PHL</sub>	Delay Time			11.4	20.4	1.0	24.0		50	
	S to Z <sub>n</sub>	$3.3\pm0.3$		7.0	11.0	1.0	13.0	ns –	15	
		-		9.5	14.5	1.0	16.5		50	
t <sub>PLH</sub>	Propagation	2.7		9.1	17.6	1.0	20.5		15	
t <sub>PHL</sub>	Delay Time			11.6	21.1	1.0	24.0	_	50	
	E to Z <sub>n</sub>	$\textbf{3.3}\pm\textbf{0.3}$		7.2	11.5	1.0	13.5	ns –	15	
				9.7	15.0	1.0	17.0	-	50	
tOSHL	Output to Output	2.7			1.5		1.5		50	
tosu	Skew (Note 4)	3.3			1.5		1.5	ns		
$t_{OSHL} =  t_P $	<sub>'LHm</sub> - t <sub>PLHn</sub>  . <sub>HLm</sub> - t <sub>PHLn</sub>  . Icitance									
Symbol	Parameter				$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		υ	
•					Min	Тур	Max	Min	Max	-
	Input Capacitance					4	10		10	
CIN			Power Dissipation Capacitance (Note 5)							



www.fairchildsemi.com

74LVX157



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.