



查询"CY62148-55"供应商

# CYPRESS

## **PRELIMINARY**

**CY62148**

512K x 8 Static RAM

## Features

- 4.5V–5.5V operation
- CMOS for optimum speed/power
- Low active power
  - 660 mW (max.)
- Low standby power (L version)
  - 2.75 mW (max.)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE options

## Functional Description

The CY62148 is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ), an active LOW output enable ( $\overline{OE}$ ), and three-state drivers. This device has

an automatic power-down feature that reduces power consumption by more than 99% when deselected.


Writing to the device is accomplished by taking chip enable one ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) inputs LOW. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ).

Reading from the device is accomplished by taking chip enable one ( $\overline{CE}$ ) and output enable ( $\overline{OE}$ ) LOW while forcing write enable ( $\overline{WE}$ ). Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.


The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY62148 is available in a standard 450-mil-wide body width SOIC package.

## Logic Block Diagram



## Pin Configuration



## Selection Guide

		CY62148-55	CY62148-70
Maximum Access Time (ns)		55	70
Maximum Operating Current	Commercial	120 mA	120 mA
Maximum CMOS Standby Current	Commercial	2 mA	2 mA
		L	0.5 mA

Shaded areas contain advance information

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage on  $V_{\text{CC}}$  to Relative GND<sup>[1]</sup> ....  $-0.5\text{V}$  to  $+7.0\text{V}$

DC Voltage Applied to Outputs  
in High Z State<sup>[1]</sup> .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage<sup>[1]</sup> .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) ..... 20 mA

**Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	$V_{\text{CC}}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	$5\text{V} \pm 10\%$

**Electrical Characteristics** Over the Operating Range<sup>[3]</sup>

Parameter	Description	Test Conditions	62148-55		62148-70		Unit
			Min.	Max.	Min.	Max.	
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OH}} = -1\text{ mA}$	2.4		2.4		V
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OL}} = 2.1\text{ mA}$		0.4		0.4	V
$V_{\text{IH}}$	Input HIGH Voltage		2.2	$V_{\text{CC}} + 0.3$	2.2	$V_{\text{CC}} + 0.3$	V
$V_{\text{IL}}$	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	V
$I_{\text{IX}}$	Input Load Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-1	+1	-1	+1	$\mu\text{A}$
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$ , Output Disabled	-5	+5	-5	+5	$\mu\text{A}$
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$V_{\text{CC}} = \text{Max.}$ , $I_{\text{OUT}} = 0\text{ mA}$ , $f = f_{\text{MAX}} = 1/t_{\text{RC}}$	Com'l		120		120 mA
$I_{\text{SB1}}$	Automatic CE Power-Down Current — TTL Inputs	Max. $V_{\text{CC}}$ , $\overline{\text{CE}} \geq V_{\text{IH}}$ $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}$ , $f = f_{\text{MAX}}$	Com'l		15		15 mA
$I_{\text{SB2}}$	Automatic CE Power-Down Current — CMOS Inputs	Max. $V_{\text{CC}}$ , $\overline{\text{CE}} \geq V_{\text{CC}} - 0.3\text{V}$ , $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V}$ , or $V_{\text{IN}} \leq 0.3\text{V}$ , $f=0$	Com'l	L	2	500	2 $\mu\text{A}$

Shaded areas contain advance information


**Capacitance<sup>[5]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
$C_{\text{IN}}$	Input Capacitance	$T_A = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$ , $V_{\text{CC}} = 5.0\text{V}$	10	pF
$C_{\text{OUT}}$	Output Capacitance		10	pF

**Notes:**

1.  $V_{\text{IL}}$  (min.) =  $-2.0\text{V}$  for pulse durations of less than 20 ns.
2.  $T_A$  is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



109-4

Equivalent to: THÉVENIN EQUIVALENT

OUTPUT  $\text{---} 167\Omega \text{---}$  1.73V

## Switching Characteristics<sup>[3,6]</sup> Over the Operating Range

Parameter	Description	62148-55		62148-70		Unit
		Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>						
$t_{RC}$	Read Cycle Time	55		70		ns
$t_{AA}$	Address to Data Valid		55		70	ns
$t_{TOA}$	Data Hold from Address Change	3		3		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		55		70	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		20		35	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z	0		0		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[7, 8]</sup>		20		25	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[8]</sup>	3		3		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[7, 8]</sup>		20		25	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-Up	0		0		ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-Down		55		70	ns
<b>WRITE CYCLE<sup>[9]</sup></b>						
$t_{WC}$	Write Cycle Time	55		70		ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	45		60		ns
$t_{AW}$	Address Set-Up to Write End	45		60		ns
$t_{HA}$	Address Hold from Write End	0		0		ns
$t_{SA}$	Address Set-Up to Write Start	0		0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	45		50		ns
$t_{SD}$	Data Set-Up to Write End	45		55		ns
$t_{HD}$	Data Hold from Write End	0		0		ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[8]</sup>	3		3		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[7, 8]</sup>		20		25	ns


Shaded areas contain advance information.

### Notes


- Test conditions assume signal transition time of 5ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 100pF load capacitance.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW, and  $\overline{WE}$  LOW.  $\overline{CE}$  and  $\overline{WE}$  must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

## Switching Waveforms


### Read Cycle No.1<sup>[10,11]</sup>



### Read Cycle No. 2 ( $\overline{OE}$ Controlled)<sup>[11,12]</sup>




### Write Cycle No. 1 ( $\overline{CE}$ Controlled)<sup>[13,14]</sup>




#### Notes:

10. Device is continuously selected.  $\overline{OE}, \overline{CE} = V_{IL}$ .
11. WE is HIGH for read cycle.
12. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
13. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
14. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

**Switching Waveforms (continued)**
**Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[13,14]</sup>**


62148-8

**Write Cycle No.3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)**<sup>[13,14]</sup>


62148-9

**Note:**

15. During this period the I/Os are in the output state and input signals should not be applied



查询“CY62148-55”供应商

**PRELIMINARY**

**CY62148**

### Truth Table

CE <sub>1</sub>	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
H	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	H	Data Out	Read	Active (I <sub>CC</sub> )
L	X	L	Data In	Write	Active (I <sub>CC</sub> )
L	H	H	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

### Data Retention Characteristics Over the Operating Range

Parameter	Description	Conditions	Min.	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	No input may exceed V <sub>CC</sub> + 0.5V V <sub>CC</sub> = V <sub>DR</sub> = 2.0V, CĒ ≥ V <sub>CC</sub> – 0.3V V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.3V or V <sub>IN</sub> ≤ 0.3V	2.0		V
I <sub>CCDR</sub>	Data Retention Current		(Com'l)	200	μA
			(Ind'l)	500	μA
			(Mil)	2	mA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time		0		ns
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub>		ns

### Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62148-55SC	S34	32-Lead (450-Mil) Molded SOIC	Commercial
55	CY62148L-55SC	S34	32-Lead (450-Mil) Molded SOIC	Commercial
70	CY62148-70SC	S34	32-Lead (450-Mil) Molded SOIC	Commercial
70	CY62148L-70SC	S34	32-Lead (450-Mil) Molded SOIC	Commercial
70	CY62148-70SI	S34	32-Lead (450-Mil) Molded SOIC	Industrial
70	CY62148L-70SI	S34	32-Lead (450-Mil) Molded SOIC	Industrial

Shaded areas contain advance information.

Document #: 38-00564-A



## Package Diagrams

32-Lead (450 Mil) Molded SOIC S34

