									REVIS	SIONS	:									
LTR	Τ					DESC	RIPTI							DATE	(VP.MC)-DA)	T	ΔΡΕ	PROVE	
查询	" <mark>5962</mark>	R957	2201	QQC	"供尼	一							 		(TIN-WIC	<i></i>	+	A	NOVE	
																	•			
REV																				
SHEET				<u> </u>																
REV							<u> </u>													
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28						
REV STATUS OF SHEETS			•	REV	'		<u> </u>													
				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					ARED E	BY M. Hes	s					DE				S SUPP		NTER		
MICRO		UIT			KED BY	Y M. Hes	s								 -	-				
THIS DRAWIN FOR USE BY A	ALL DE	VAILAI PARTME	NTS		ROVE nica L.	D BY Poelki	ng			MIC RAI	ROCI	RCUI ON HA	T, DIC ARDE	GITAL NED,	., 16-E Mon	BIT MI IOLITI	CROI HIC S	PROC ILICO	ESSO N	OR,
AND AGEN DEPARTMEN				DRA	WING	96-0	OVAL 01-28	DATE		SIZE		CAG	E COI	DE.				0.5	700	
AMSC N/A				REV	ISION	LEVE	L			1	4	l .	72 6				162	-95	722	
										SHE	ΕT	1		OF	28	3				

DESC FORM 193

JUL 94


<u>DISTRIBUTION STATEMENT A.</u> Approved for public release: distribution is unlimited.

5962-E260-95

SCOPE

查询"5962R9572201QQC"供应商
1.1 Scope. This drawing forms a part of a one part - one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 RHA designator. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type Generic number <u>Circuit function</u> 01 80C86RH 16-Bit CMOS microprocessor radiation hardened

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive</u> designator	<u>Terminals</u>	<u>Package style</u>
Q	CDIP2-T40	40	Dual-in-line package
X	See figure 1	42	Flatpack

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-95722
	REVISION LEVEL	SHEET 2

DESC FORM 193A

JUL 94

■ 9004708 0019789 491 ■

1.3 Absolute maximum ratings. 1/ Supply voltage (V _{CC})	8 	-7.0 V dc / _{SS} -0.3 V dc to V _{DD} +0.3 V 65°C to +150°C -175°C -300 °C 3.6°C/W 0.7°C/W 0°C/W 2.1°C/W .25 W .69 W	' dc
1.4 Recommended operating conditions. Operating supply voltage range (V _{DD})	4 0 3 V	.75 V dc to +5.25 V dc 35°C to +125°C V dc to +0.8 V dc .5 V dc to V _{DD} V dc to +0.8 V dc _{DD} - 0.8 V dc to V _{DD} 10Qk Rads(SI)	
Transient upset Single event upset		10 ⁸ RAD (SI)/sec <u>3</u> / MeV/(mg/cm ²) <u>3</u> / MeV/(mg/cm ²) <u>3</u> /	
2.1 <u>Government specification, standards, bulletin, and h</u> specification, standards, bulletin, and handbook of the iss of Specifications and Standards specified in the solicitatiherein.	sue listed in tha	t issue of the Department	of Defense Index
SPECIFICATION			
MILITARY			
MIL-I-38535 - Integrated Circuits, Manufacturing,	General Specific	ation for	
STANDARDS	deneral specific	acton tot.	
MILITARY			
MIL-STD-883 - Test Methods and Procedures for Micr MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	oelectronics.		
BULLETIN			
MILITARY			
MIL-BUL-103 - List of Standardized Military Drawin	gs (SMD's).		
HANDBOOK			
MILITARY			
MIL-HDBK-780 - Standardized Military Drawings.			
1/ Stresses above the absolute maximum rating may cause per maximum levels may degrade performance and affect relia 2/ If device power exceeds package dissipation capability based on Θ_{A}) at a rate of 25 mW/°C for case Q and 13.9 3/ Guaranteed by process or design, but not tested.	bility. provide heat sin	king or derate linearly (
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquired by the contracting activity or as directed by the contracting activity or as directed by the contracting

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 3.2 <u>Design. construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
- 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
- 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
- 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
- 3.2.4 Switching waveforms. The switching waveforms shall be as specified in figure 4.
- 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified in figure 5.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-1-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE 5962-95722

REVISION LEVEL SHEET 4

DESC FORM 193A

JUL 94

■ 9004708 0019791 04T ■

	· · · · · · · · · · · · · · · · · · ·	TABLE I. <u>Electrical performanc</u>	e characteris	tics.			
查询"5962R95722 Test	0 QQC" Symbol	Conditions <u>1</u> / -35°C ≤ T _A ≤ +125°C	Group A subgroups	Device type	Li	mits	Unit
		unless otherwise specified			Min	Max	
TTL high level output voltage	V _{OH1}	$V_{DD} = 4.75 \text{ V, } I_{O} = -2.5 \text{ mA}$ $V_{IN} = 0 \text{ V or } V_{DD}$	1,2,3	All	3.0		v
Output high voltage (CMOS)	V _{ОН2}	$V_{DD} = 4.75 \text{ V, } I_{OH} = -100 \mu\text{A}$ $V_{IN} = 0 \text{ V or } V_{DD}$	1,2,3	All	V _{DD} -0.4		V
Output low voltage	v _{oL}	$V_{IN} = 0 \text{ V or } V_{DD}$ $V_{DD} = 4.75 \text{ V}, I_{OL} = +2.5 \text{ mA}$	1,2,3	ALL		0.4	V
Input leakage current	IIL	V _{DD} = 5.25 V, V _{IN} = GND or V _{DD} DIP pins: 17-19, 21-23, 33 <u>2</u> /	1,2,3	All	-1.0	+1.0	μΑ
Output leakage current	I _{OZL} I _{OZH}	2/ V _{DD} = 5.25 V,V _{OUT} = 0 V or V _{DD} DIP pins: 2-16,26-29,32,34-39	1,2,3	All	-10	+10	μΑ
Input current bus hold high	^I внн	Pins: 2-16,26-32,34-39 2/ V _{IN} = 3.0 V, V _{DD} = 4.75 V and 5.25 V <u>3</u> /	1,2,3	All	-600	-40	μА
Input current bus hold low	I BHL	Pins: 2-16, 34-39 $V_{IN} = 0.8 \text{ V}, V_{DD} = 4.75 \text{ V} \text{ and}$ 5.25 V $4/2/$	1,2,3	All	40	600	μА
Standby power supply current	IDDSB	I _O = 0 mA V _{IN} = V _{DD} or V _{SS} V _{DD} = 5.25 v 5/	1,2,3	All		500	μА
Operating power supply current	IDDOP	V _{DD} = 5.25 V, V _{IN} = V _{DD} or V _{SS} I _O = 0 mA , f= 1 MHz	1,2,3	All		12	mA/MHz
Functional tests		See 4.4.1b V_{DD} = 4.75 V and 5.25 V f = 1 Mhz, V_{IN} = V_{DD} or V_{SS}	7,8	All	:		
Noise immunity Functional tests		See 4.4.1b <u>6/</u> V _{DD} = 4.75 V and 5.25 V V _{IN} = 0.8 V or 3.5V	7,8	All			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95722
		REVISION LEVEL	SHEET 5

Test	Symbol	Conditions <u>1</u> / -35°C ≤ T _A ≤ +125°C	Group A subgroups	Device type		.imits	Unit
		unless otherwise specified		1 7/5-	Min	Max	
Input capacitance	CIN	See 4.4.1c f = 1 MHz All measurements are	4	ALL		15	pF
Output capacitance	COUT	referenced device GND. V _{DD} = open	4	ALL		15	pF
I/O capacitance	c ^{1/0}		4	All		20	pF
CLK cycle period	tCLCL	$Z/V_{DD} = 4.75 V \text{ and } 5.25 V$	9,10,11	ALL	200		ns
CLK low time	^t CLCH	Z/ V _{DD} = 4.75 v	9,10,11	ALL	118		ns
CLK high time	tCHCL		9,10,11	All	69		ns
Data in setup time	^t DVCL	Z/ V _{DD} = 4.75 V	9,10,11	All	30		ns
Data in hold time	t _{CLDX1}	Z/ V _{DD} = 4.75 v	9,10,11	ALL	10		ns
Ready setup time into device	^t RYHCH	Z/ V _{DD} = 4.75 v	9,10,11	ALL	113		ns
Ready hold time into device	^t CHRYX	Z/ V _{DD} = 4.75 V	9,10,11	All	30		ns
Ready inactive to CLK	^t RYLCL	Z/ <u>8</u> / V _{DD} = 4.75 V	9,10,11	All	-8		ns
dold setup time	tHVCH	Z/ V _{DD} = 4.75 V	9,10,11	All	35		ns
NTR, NMI, TEST setup time	^t INVCH	Z/ V _{DD} = 4.75 V	9,10,11	All	30		ns
IINIMUM MODE TIMING RESP	ONSE (CL =	100 pF)					
ddress valid delay	^t CLAV	V _{DD} = 4.75 v	9,10,11	All	10	110	ns
LE width	t _{LHLL}	V _{DD} = 4.75 v	9,10,11	All 1	t _{CLCH} -20		ns
LE active delay	^t CLLH	V _{DD} = 4.75 V	9,10,11	All		80	ns

see	rootnotes	aτ	end	ot	table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95722
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

■ 9004708 0019793 912 ■

Test	Symbol	Conditions 1/ -35°C ≤ T _A ≤ +125°C	Group A subgroups	Device type	Li	mits	Unit
		-35°C < T _A < +125°C unless otherwise specified		3,43	Min	Max	
MINIMUM MODE TIMING RES	PONSE - CO	NTINUED.					
ALE inactive delay	tCHLL	V _{DD} = 4.75 V	9,10,11	All		85	ns
Address hold time to ALE inactive	tLLAX	V _{DD} = 4.75 V	9,10,11	ALL	t _{CLCH} -10		ns
Control active delay 1	tcvctv	V _{DD} = 4.75 V	9,10,11	All	10	110	ns
Control active delay 2	^t chctv	v _{DD} = 4.75 v	9,10,11	All	10	110	ns
Control inactive delay	^t cvctx	V _{DD} = 4.75 V	9,10,11	All	10	110	ns
RD active delay	^t CLRL	V _{DD} = 4.75 V	9,10,11	All	10	165	ns
RD inactive delay	^t CLRH	V _{DD} = 4.75 V	9,10,11	All	10	50	ns
RD inactive to next address active	^t rhav	V _{DD} = 4.75 V	9,10,11	All	t _{CLCH} -15		ns
HLDA valid delay	^t CLHAV	V _{DD} = 4.75 V	9,10,11	All	10	160	ns
RD width	^t rlrh	V _{DD} = 4.75 V	9,10,11	All	2t _{CLCL} -75		ns
√R width	^t wLWH	V _{DD} = 4.75 V	9,10,11	All	2tCLCH-60		ns
Address valid to ALE low	^t AVLL	V _{DD} = 4.75 V	9,10,11	All	t _{CLCH} -60		ns
Output rise time	^t oLOH	From 0.8 V to 2.0 V V _{DD} = 4.75 V	9,10,11	All		20	ns
Output fall time	^t oHOL	From 2.0 V to 0.8 V V _{DD} = 4.75 V	9,10,11	All		20	ns
TIMING REQUIREMENT		***************************************		•		-	
CLK cycle period	^t CLCL	VDD = 5.25 V V _{DD} = 4.75 V	9,10,11	All	200		ns
CLK low time	^t CLCH	V _{DD} = 4.75 V	9,10,11	All	118		ns
CLK high time	^t CHCL	V _{DD} = 5.25 V V _{DD} = 4.75 V	9,10,11	All	69		ns
See footnotes at end of	table.	•		1	 	-	
STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		RAWING	SIZE A			5	962-95722
		1		REVISION LEVEL			SHEET 7


■ 9004708 0019794 859 **■**

Test	Symbol	Conditions -35°C x T _A x +125 unless otherwise spec	1/ Group subgrou			Limits	Unit
		antess otherwise spec	irried		Min	Max	
Data in setup time	^t DVCL	V _{DD} = 4.75 V	9,10,	11 AL	l 30		ns
Data in hold time	t _{CLDX1}	V _{DD} = 4.75 V	9,10,	11 ALI	10		ns
RDY setup time into device	^t RYHCH	V _{DD} = 4.75 V	9,10,	II ALL	113		ns
RDY hold time into device	tCHRYX	V _{DD} = 4.75 V	9,10,1	1 ALL	30		ns
Ready inactive to CLK	t _{RYLCL}	8/ V _{DD} = 4.75 V	9,10,1	1 ALL	-8		ns
INTR, NMI, test setup time	^t INVCH	V _{DD} = 4.75 V	9,10,1	ALL	30		ns
RQ/GT setup time	^t gvcH	V _{DD} = 4.75 V	9,10,1	ALL	20		ns
RQ hold time into device	^t CHGX	9/ V _{DD} = 4.75 V	9,10,11	All	40	t _{CHCL}	ns
CLK rise time	t _{CH1CH2}	10/ Min and Max mode from 1.0 V to 3.5 V V _{DD} = 4.75 V and 5.25 V	9,10,11	All		15	ns
CLK fall time	t _{CL2CL1}	10/ Min and Max mode from 3.5 V to 1.0 V V _{DD} = 4.75 V and 5.25 V	9,10,11	ALL		15	ns
input rise time	t _{ILIH}	Min and Max mode from 0.8 V to 2.0 V 10/ V _{DD} = 4.75 V and 5.25 V	9,10,11	All		25	ns
nput fall time	tIHIL	Min and Max mode from 2.0 V to 0.8 V V _{DD} = 4.75 V and 5.25 V	9,10,11	All		25	ns
MAXIMUM MODE TIMING RES	PONSE (C _L =	100 pF)	-				
ddress float delay	^t CLAZ	V _{DD} = 4.5 V and 5.25 V 10/ 11/ Max mode only	9,10,11	ALL	tCLAX	80	ns
tatus float delay	^t CHSZ	$V_{DD} = 4.5 \text{ V} \text{ and } 5.25 \text{ V}$ Max mode only, $10/$, $11/$	9,10,11	All		80	ns
ee footnotes at end of	table.						-
STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		SIZE A			596	2-95722	
				REVISIO	N LEVEL	SHEE	T 8

* 5 5 6 6 7 7 7 7 7 7 7 7		E I. <u>Electrical performa</u>	nce characteris	tics - Cont	inued.		
查询"5962R95722 Test	Symbol	Conditions <u>1</u> -35°C ≤ T _A ≤ +125°	subgrou		L	imits	Unit
		unless otherwise speci	fied		Min	Max	
Data hold_time after WR	twHDX	10/ V _{DD} = 4.75 V and 5.25 minimum mode	y 9,10,	11 All	t _{CLCL} -30		ns
Data hold time	t _{CLDX2}	10/ Min/Max mode V _{DD} = 4.75 V and 5.25	9,10,	11 ALL	10		ns
Address hold time	tCLAX	Min/Max mode 10/ V _{DD} = 4.75 V and 5.	.25 V 9,10,1	1 ALL	10		ns
Data valid delay	t _{CLDV}	Min/Max mode <u>10</u> / V _{DD} = 4.75 V and 5.	25 V 9,10,1	1 All	10	110	ns
Address float to read active	^t AZRL	Min/Max mode $\frac{10}{11}$ V _{DD} = 4.75 V and 5.	25 V 9,10,1	1 All	0		ns
MINIMUM COMPLEXITY SYST	EM TIMING.		,				
Ready active to status passive	^t ryhsh	<u>8</u> / <u>12</u> / v _{DD} = 4.75 v	9,10,1	1 ALL		110	ns
Status active delay	t _{CHSV}	V _{DD} = 4.75 V	9,10,1	I ALL	10	110	ns
Status inactive delay	^t CLSH	12/ V _{DD} = 4.75 V	9,10,1	Ali	10	130	ns
Address valid delay	^t CLAV	V _{DD} = 4.75 V	9,10,11	All	10	110	ns
RD active delay	^t CLRL	V _{DD} = 4.75 V	9,10,11	All	10	165	ns
RD inactive delay	^t CLRH	V _{DD} = 4.75 V	9,10,11	All	10	150	ns
RD inactive to next address	^t RHAV	v _{DD} = 4.75 v	9,10,11	All	t _{CLCL} -45		ns
GT active delay	^t CLGL	V _{DD} = 4.75 V	9,10,11	All	0	85	ns
GT inactive delay	^t CLGH	ν _{DD} = 4.75 ν	9,10,11	All	0	85	ns
RD width	^t RLRH	V _{DD} = 4.75 V	9,10,11	All	2t _{CLCL} -75		ns
Output rise time	^t oLOH	From 0.8 V to 2.0 V V _{DD} = 4.75 V	9,10,1	ALL		20	ns
Output fall time	^t ohoL	From 2.0 V to 0.8 V V _{DD} = 4.75 V	9,10,1	All		20	ns
See footnotes at end of	table.						
MICRO	STANDARI CIRCUIT DE	RAWING	SIZE A			59	062-95722
	TRONICS S ON, OHIO	SUPPLY CENTER 45444		REVISIO	N LEVEL	SHE	ET ,

■ 9004708 0019796 621 **■**

1/ Devices supplied to this drawing will meet all level Pin sumbers are for 40 pin dip. Use equivalent functions of the performing post irradiation electrical measured.	values are identi- ments for any RHA tions for 42 pin I then lowering to I then raising to uction execution ee recognition a ne on the follow parameters and a design changes what	cal unless otherwise spec level, T _A = +25°C. I flat package. To valid input high level to valid input low level of the next clock. The clock low time. The not directly tested, Thich would affect these characters.	of 3.0 V on the 0.3 V on the These parameters are naracteristics.
STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95722
DAYTON, OHIO 45444 DESC FORM 193A		REVISION LEVEL	SHEET 10



Symbol	Milli	meters	Inc	hes
- Суньост - Суньост	Min	Max	Min	Max
A	_	2.54	-	0.100
b	0.43	0.64	0.017	0.025
b1	0.43	0.58	0.017	023
С	0.18	0.33	0.007	0.013
c1	0.18	0.25	0.007	0.010
D	26.54	27.31	1.045	1.075
E	16.00	16.51	0.630	0.650
E1		17.27	<u>-</u>	0.680
E2	13.46	13.97	0.530	0.550
e	1.27	BSC	0.050 BSC	
L	8.13	8.89	0.320	0.350
Q	1.14	1.65	0.045	0.065
<u>s1</u>	0		0	-
М	<u> </u>	0.04	-	0.0015
N.		.2		2

Figure 1. Case outline

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

SIZE
A

FEVISION LEVEL
SHEET
11

DESC FORM 193A JUL 94

■ 9004708 0019798 4T4 ■

查询"5962R9572201	○○○"供应菸				
旦的 53021(3572201		J	01		
	Case outline	ļ	a e		
	Terminal number	Terminal symbol	Terminal number	Terminal Symbol	
	1	GND	21	RESET	
	2	AD 14	22	READY	
	3	AD 13	23	TEST	
	4	AD12	24	QS1 (INTA)	
	5	AD11	25	QSO (ALE)	
	6	AD 10	26	SO (DEN)	
	7	AD9	27	S1 (DT/R)	
	8	AD8	28	S2 (M/10)	
	9	AD7	29	LOCK (WR)	
	10	AD6	30	RQ/GT1 (HLDA)	
	11	AD5	31	RQ/GTO (HOLD)	
	12	AD4	32	R D	
	13	AD3	33	MN/MX	
	14	AD2	34	B H E / S7	
	15	AD1	35	A19/S6	
	16	AD0	36	A18/S5	
	17	NMI	37	A17/S4	
	18	INTR	38	AD16/S3	
	19	CLK	39	AD15	
	20	GND	40	v _{pp}	

FIGURE 2. <u>Terminal connection</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

■ 9004708 0019799 330 ■

查询"5962R9572201QC	C"供应商	<u> </u>	Case X	***************************************
	Terminal Number	Terminal symbol	Terminal number	Terminal symbol
	1	GND	22	RESET
	2	AD 14	23	READY
	3	AD13	24	TEST
	4	AD12	25	QS1 (INTA)
	5	AD11	26	QSO (ALE)
	6	AD 10	27	SO (DEN)
	7	AD9	28	S1 (DT/R)
	8	AD8	29	S2 (M/10)
	9	AD7	30	LOCK (WR)
	10	AD6	31	RQ/GT1 (HLDA)
	11	AD5	32	RQ/GTO (HOLD)
	12	AD4	33	R D
	13	AD3	34	MN/MX
	14	AD2	35	B H E / S7
	15	AD1	36	A19/S6
	16	AD0	37	A18/S5
	17	NC	38	A17/S4
	18	NMI	39	AD16/S3
	19	INTR	40	NC
	20	CLK	41	VAD15

FIGURE 2. <u>Ierminal connections</u>. - Continued

42

 v_{DD}


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13


DESC FORM 193A JUL 94

■ 9004708 0019800 982 **■**

21

GND





Notes:

- 1. All signals switch between V_{OH} and V_{OL} unless otherwise specified.

 2. RDY <u>is sampled</u> near the end of T2, T3, TW to determine if TW machine states are to be inse<u>rted</u>.
- 3. Two INTA kcycles run back-to-back. The device local ADDR/DATA bus is inactive during both INTA cycles. Control signals are shown for the second $\overline{\text{INTA}}$ CYCLE.

AC TESTING INPUT, OUTPUT WAVEFORM

- 4. All timing measuremtns are made at 1.5 V unless otherwise noted.
- 5. All inputs signals (other than CLK) must be switched between $V_{\rm IL}({\rm MAX})$ 0.4 V and $V_{\rm IH}({\rm MIN})$ + 0.4 V. CLK must switch between 0.4 V and $V_{\rm DD}$ 0.4 V. t_r and t_f must be less than or equal to 15 ns. CLK, t_r and t_f must be less than or equal to 10 ns.


Figure 4. <u>Timing waveform and load circuit</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15

DESC FORM 193A **JUL 94**

■ 9004708 DO19802 755 **■**

查询"5962R9572201QQC"供应商



NOTES:


- Unless otherwise specified, all signals switch between V_{QH} and V_{QL}.
 RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
 Two INTA cycles run back-to-back. The device local ADDR/DATA bus is inactive during both INTA cycles. Control signals are shown for the second INTA cycle.
- Signals at HS-82C85RH are shown for reference only.
- 5. Unless otherwise specified, all timing measurements are made at 1.5 $\rm V.$

FIGURE 4. <u>Timing waveform and load circuit</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

DESC FORM 193A JUL 94

■ 9004708 0019803 **6**91 ■



BUS TIMING -MAXIMUM MODE SYSTEM

Notes:


- 1. Unless otherwise specified, all signals switch between V_{QH} and V_{QL} . 2. RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
- Cascade address is valid between first and second INTA cycle.
- Two INTA cycles run back to back. The device local addr/DATA bus is inactive during both INTA cycles. Control for pointer address is shown for the second INTA cycle.
- Signals at 82085 and 82088 are shown for reference only.
- 6. The issuance of the device command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high of 82C88 CEN.
- 7. Unless otherwise specified, all timing measurements are made at 1.5 $\rm V.$
- 8. Status inactive in state just prior to T4.

FIGURE 4. Timing waveform and load circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17

DESC FORM 193A JUL 94

■ 9004708 0019804 528 ■



BUS TIMING - MINIMUM HODE SYSTEM

Notes:


- Unless otherwise specified, all signals switch between V_{QH} and V_{QL}.
 RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
 Cascade address is valid between first and second INTA cycle.
- 4. Two INTA cycles run back to back. The device local addr/DATA bus is inactive during both INTA cycles. Control for pointer address is shown for the second INTA cycle.
- 5. Signals at 82085 and 82088 are shown for reference only.
- 6. The issuance of the device command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIDWC, INTA and DEN) lags the active high of 82088 CEN.
- 7. Unless otherwise specified, all timing measurements are made at 1.5 V.
- 8. Status inactive in state just prior to T4.

FIGURE 4. Timing waveform and load circuit - Continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95722
		REVISION LEVEL	SHEET 18

DESC FORM 193A

■ 9004708 0019805 464 **■**



■ 9004708 0019806 3TO **■**



4. QUALITY ASSURANCE PROVISIONS

查询stand() Mileston () May be compared to the machine of the machi

4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) T_A = +125°C, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535, or as modified in the device manufacturers approved Quality Management (QM) plan.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 or as modified in the device manufacturers QM plan including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- C. Subgroup 4 (C_{IN} , C_{OUT} , and $C_{I/O}$ measurements) shall be measured only for the initial qualification and after process or design changes which may affect capacitance, A minimum sample size of 5 devices with zero rejects shall be reuired.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95722
		REVISION LEVEL	SHEET 21

TABLE IIA. <u>Electrical test requirements</u>.

UZN931ZZUTQQC 共2010			
Test requirements	Subgroups (in accordance with MIL-STD-883, TM_5005, table I)	Subgroup (in accordanc MIL-I-38535, ta	e with
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1,7,9	1,7,9	1,7,9
Final electrical parameters (see 4.2)	1,2,3,7,8,9, <u>1</u> / 10,11	1,2,3,7,8, <u>1</u> / 9,10,11	1,2,3,7,8 <u>2/</u> 9,10,11 <u>3/</u>
Group A test requirements (see 4.4)	1,2,3,4,7,8,9,10,11	1,2,3,4,7,8 9,10,11	1,2,3,4,7,8 9,10,11
Group C end-point electrical parameters (see 4.4)	1,2,3,7,8,9	1,2,3,7,8,9	1,2,3,7,8,9
Group D end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9
Group E end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9
		 	

TABLE IIB. <u>Burn-in delta parameters (+25*)</u>.

Parameter	Symbol	Delta limits
Standby power supply current	IDDSB	±100 μA
Output leakage current	I _{OZL} , I _{OZH}	±2 μA
Input leakage current	IIH, IIL	±200 nA
Low level output voltage	v _{oL}	±80 mV
TTL high level output voltage	V _{OH1}	±600 mV
CMOS high level output voltage	V _{OH2}	±150 mV

SIZE STANDARD Α 5962-95722 MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 22

^{1/} PDA applies to subgroup 1 and 7.
2/ PDA applies to subgroups 1,7 and deltas.
3/ Delta limits as specified in Tabel IIB herein shall be required when specified and the delta values shall be completed with reference to the zero hour electrical parameters.

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
- 查询 Test condition () C mt 内容 the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125 \,^{\circ}\text{C}$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and Y</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-I-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (See 1.4). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. 0° < angle < 60°). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\ge 10^6$ ions/cm².
 - c. The flux shall be between 10^2 and 10^5 ions/cm 2 /s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be ≥ 20 microns in silicon.
 - e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
 - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
 - g. Test four devices with zero failures.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23

6. NOTES

查询"5962R9572201QQC"供应商 6.1 <u>Intended use</u>. <u>Microcircuits confo</u>rming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331 and as follows:

<u>Pin symbol</u>	<u>Type</u>	Description
AD15-AD0	1/0	ADDRESS DATA BUS: These lines constitute the time multipLexed memory/IO address (T1) and data (T2, T3, TW, T4) bus. AO is analogous to BHE for the lower byte of the data bus, pins D7-D0. It is LOW during T1 when a byte is to be transferred on the lower portion of the bus in memory or I/O opoerations. Eight bit oriented devices tied to_the lower half would normally use ADO to condition chip select functions (see BHE). These lines are active HIGH and are held at high impedance to the last valid logic level during interrupt acknowledge and local bus "hold acknowledge" or "grant sequence".
A19/S6 A18/S5 A17/S4 A16/S3	0	ADDRESS/STATUS: During T1, these are the four most significant address lines for memory operations. During I/O operations these lines are low. During memory and I/O operations, status information is available on these lines during T2, T3, TW, T4 o S6 is always zero. The status of the interrupt enable FLAG bit (S5) is updated at the beginning of each clock cycle. S4 and S3 are encoded. This information indicates which segment register is presently being used for data accessing. These lines are held at high impedance to the last valid logic level during local

S4	S 3	Characteristic		
0	0	Extra data		
0	1	Stack		
1	0	Code or none		
1	1	Data		

bus "hold acknowledge" or "grant sequence".

STANDARD MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO 45444

SIZE 5962-95722 Α **REVISION LEVEL** SHEET 24

DESC FORM 193A JUL 94

■ 9004708 0019811 768 **■**

Pin symbol	Туре	<u>Description</u> - Continued.	•		
		used to enable data on Eight bit oriented dev. BHE to condition chip and interrupt acknowled portion of the bus. The signal is active LC level during interrupt sequence"; it is LOW du	: During T1 the ito the most signi- ices tied to the o select functions idge cycles when a he S7 status info OW, and is held a acknowledge and uring T1 for the	bus high enable signal () ificant half of the data be upper_half of the bus wown as B HE is LOW during T1 a bytes is to be transfer ormation is available during thigh impedance to the lead to bus "hold acknowled first interrupt acknowled."	ous, pins D15-D8. uld normally use for read, write, red on the high ing T2, T3, and T4. last valid logic dge" or "grant
			acteristics		
		0 1 Uppei	e word r byte from/to od r byte from/to od		
R D	0	cycle, depending on the devices which reside on	e state of the M/ n the device loca	processor is performing a TO or S2 pin. This signs al bus. RD is active LOW teed to remain HIGH in T2	al is used to read during T2, T3,
		This line is held at a "grant sequence".	high impedance lo	ogic one state during "ho	ld acknowledge" or
READY	1	READY: Is the acknowledgment from the addressed memory or I/O device that will complete the data transfer. The RDY signal from memory or I/O is synchronized by the 82C85 clock generator to form READY. This signal is active HIGH. The device READY input is not synchronized. Correct operation is not guaranteed if the setup and hold times are not met.			
INTR	I	INTERRUPT REQUEST: Is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. If so, an interrupt service routine is called via an interrupt vector lookup table located in system memory. INTR is internally synchronized and it can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.			
TEST	I	TEST: Input is examined by the "Wait" instruction. If the TEST input is LOW execution continues, otherwise the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.			
NMI	I	NON-MASKABLE INTERRUPT: Is an edge triggered input which causes a type 2 interrupt. An interrupt service routine is called via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.			
RESET	I	RESET: Causes the processor to immediately terminate its present activity. The signal must change from LOW to HIGH and remain active HIGH for at least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW. RESET is internally synchronized.			
CLK	ī	CLOCK: Provides the basic timing for the processor and bus controller. It is asymmetric with a 33 percent duty cycle to provide optimized internal timing.			
v_{DD}	V_{DD} : +5 V power supply pin. A 0.1 μF capacitor between pin 20 and pin 40 is recommended for decoupling.				and pin 40 is
GND					r between pin 1
MN/MX	I	MINIMUM/MAXIMUM: Indic modes are discussed in		the processor is to operat	e in. The two
	STANDARI	D	SIZE A		5962-95722
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				REVISION LEVEL	SHEET 25

■ 9004708 0019812 6T4 ■

	TABLE	edeterion below. <u>Pescription</u> - Continu	ied.		
M/10	0	preceding a bus_cy	ry access from an Ele and remains v	to S2 in the ma <u>xi</u> mum mo I/O access. M/IO becom alid until the final T4 n impedance logic zero d	es valid in the T4
₩R	0	cycle, depending or	o the state of the le. It is active	r is <u>p</u> erforming a_write M/IO signal. WR is a LOW, and is held to hi	ctive for T2 T3 and
INTA	0	INTERRUPT ACKNOWLED It is_active LOW du that INTA is never	ring T2, T3, and	read strobe for interro TW of each interrupt acl	upt acknowledge cycle knowledge cycle. Not
ALE	0	ADDRESS LATCH ENABL 82C82 address latch cycle. Note that Al	. It is a HIGH p	y the processor to latch ulse active during clock ed.	the address into the LOW of T1 of any bu
DT/R	0	transceiver. Logica	: is used_to cont ally, DT/ <u>R</u> is equ as for M/IO (T =)	a minimum system that or rol the direction of dat ivalent to S1 in maximu HIGH, R = LOW). DT/R is "hold acknowledge".	a flow through the
DEN	0	access and for INT/ middle of T2 until t	e transceiver. cycles. For a he middle of T4, l the middle of T	enable for a bus transce DEN is active LOW durin read or INTA cycle it while for a write cycle 4 o DEN is held to a h e".	g each memory and I/O is active from the
HOLD HLDA	0	acknowledged, HOLD m issue a "hold acknow Simultaneously with and control lines.	ust be active HIG ledge" (HLDA) in the issuance of H After HOLD is det rocessor needs to	is requesting a local bu H. The processor receiv the middle of a T4 or T1 LDA, the processor will ected as being LOW, the run another cycle, it w	ring the "hold" will clock cycle. float the local bus
		The following pin fu	nerwise guarantee nctions are for t	xternal synchronization the setup time. he device system in maxi are unique to maximum m	mum mode (ie Nie/My
50,51,52	0	82C88 bus controller change by \$2, \$1, c	during TW when R to generate all In SO during T4 in In to the passive	T2 and is returned to t EADY is HIGH. This stat memory and I/O access co s used to indicate the b state in T3 or TW is use are encoded.	us is used by the ontrol signals. Any
				dance logic one state du ics knowledge t rt	ring "grant
	STANDA CROCIRCUIT	DRAWING	SIZE A		5962-95722
	ELECTRONICS DAYTON, OHI	S SUPPLY CENTER O 45444		REVISION LEVEL	SHEET 26

Pin symbol Type <u>Description</u> - Continued. <mark>奎舒5</mark>962R9572201QQC"供应商UEST/GRANT: Pins are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle. Each pin is bi-directional with RQ/GTO having higher priority that RQ/GT1. RQ/GT has an internal pull-up bus hold device so it_may_be left unconnected. The request/grant sequence is as follows (see RQ/GT sequence timing). 1. A pulse of 1 CLK wide from another local bus master indicates a local bus request ("hold") to the device (pulse 1). 2. During a T4 or T1 clock cycle, a pulse 1 CLK wide from the device to the requesting master (pulse 2) indicates that the device has allowed the bus to float and that it will enter the "grant sequence" state at next CLK. The CPU's bus interface unit is disconnected logically from the local bus during "grant sequence". 3. A pulse 1 CLK wide from the requesting master indicates to the device (pulse 3) that the "hold" request is about to end and that the device can reclaim the local bus at the next CLK. The CPU then enters T4 (or T1 if no bus cycles pending). Each master-master exchange of the local bus is a sequence of 3 pulses. There must be one idle CLK cycle after each bus exchange. Pulses are active low. If the request is made while the CPU is performing a memory cycle, it will release the local bus during T4 of the cycle when all the following conditions are met: 1. Request occurs on or before T2. Current cycle is not the low byte of a word (on an odd address). Current cycle is not the first acknowledge of an interrupt acknowledge 4. A locked instruction is not currently executing. If the local bus is idle when the request is made the two possible events will follow: Local bus will be released during the next cycle. 2. A memory cycle will start within three clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied. LOCK 0 LOCK: Output indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and is held at a HIGH impedance logic one state during "grant sequence". In MAX mode, LOCK is automatically generated. during T2 of the first INTA cycle and removed during T2 of the second INTA cycle. QS1,QS0 QUEUE STATUS: The queue status is valid during the CLK cycle after which the queue operation is performed. QS1 and QS2 provide status to allow external tracking of the internal device instruction queue. Note that QS1, QS0 never become high impedance. QS1 **QS0** n Ω No operation 0 First byte of Op code from queue Empty the queue Subsequent byte from queue SIZE STANDARD 5962-95722 Α MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444

DESC FORM 193A JUL 94

■ 9004708 0019814 477 ■

27

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for to an incomplete per cident to a generic devices covered by the three major microcircuit requirements documents (MI 138534, WILL-158535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN <u>under new system</u>	Manufacturing source listing	Document <u>Listing</u>
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

- 6.7 Sources of supply.
- 6.7.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and aDDepted by DESC-EC.
- 6.8 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95722
		REVISION LEVEL	SHEET 28

DESC FORM 193A

JUL 94

■ 9004708 0019815 303 **■**

59277