

查询"5962-9054901MQA"供应商

HD-15531

March 1997

CMOS Manchester Encoder-Decoder

Features

- Support of MIL-STD-1553

- Variable Frame Length to 32 Bits
- · Sync Identification and Lock-In
- Separate Manchester II Encode, Decode
- Low Operating Power 50mW at 5V

Ordering Information

PACKAGE (°C)		1.25MBIT /SEC	2.5MBIT /SEC	PKG. NO.
PDIP	-40 to 85	-	HD3-15531B-9	E40.6
CERDIP	-40 to 85	HD1-15531-9	HD1-15531B-9	F40.6
	-55 to 125	HD1-15531-8	HD1-15531B-8	F40.6
DESC (CERDIP)	-55 to 125	5962- 9054901MQA	HD1-15531	F40.6
	-55 to 125	5962- 9054902MQA	HD1-15531B	F40.6

Description

The Intersil HD-15531 is a high performance CMOS device intended to service the requirements of MIL-STD-1553 and similar Manchester II encoded, time division multiplexed serial data protocols. This LSI chip is divided into two sections, an Encoder and a Decoder. These sections operate independently of each other, except for the master reset and word length functions. This circuit provides many of the requirements of MIL-STD-1553. The Encoder produces the sync pulse and the parity bit as well as the encoding of the data bits. The Decoder recognizes the sync pulse and identifies it as well as decoding the data bits and checking parity.

The HD-15531 also surpasses the requirements of MIL-STD-1553 by allowing the word length to be programmable (from 2 to 28 data bits). A frame consists of three bits for sync followed by the data word (2 to 28 data bits) followed by one bit of parity, thus, the frame length will vary from 6 to 32 bit periods. This chip also allows selection of either even or odd parity for the Encoder and Decoder separately.


This integrated circuit is fully guaranteed to support the 1MHz data rate of MIL-STD-1553 over both temperature and voltage. For high speed applications the 15531B will support a 2.5 Megabit/sec data rate.

The HD-15531 can also be used in many party line digital data communications applications, such as a local area network or an environmental control system driven from a single twisted pair of fiber optic cable throughout a building.

查询6962-9054901MQA"供应商 HD-15531 (CERDIP, PDIP) **TOP VIEW** 40 COUNT C₁ V_{CC} 1 VALID WORD 2 39 COUNT C₄ TAKE DATA' 3 38 DATA SYNC 37 ENCODER CLK TAKE DATA 4 SERIAL DATA OUT 5 36 COUNT C₃ SYNCHR DATA 6 35 NC SYNCHR DATA SEL 7 34 ENCODER SHIFT CLK 33 SEND CLK IN SYNCHR CLK 8 DECODER CLK 9 32 SEND DATA SYNCHR CLK SEL 10 31 ENCODER PARITY SEL 30 SYNC SEL BIPOLAR ZERO IN 11 BIPOLAR ONE IN 12 29 ENCODER ENABLE UNIPOLAR DATA IN 13 28 SERIAL DATA IN DECODER SHIFT CLK 14 27 BIPOLAR ONE OUT TRANSITION SEL 15 26 OUTPUT INHIBIT 25 BIPOLAR ZERO OUT 24 ÷ 6 OUT COMMAND SYNC 17 23 COUNT C2 DECODER PARITY SEL 18 22 MASTER RESET DECODER RESET 21 GND COUNT C₀ 20

Block Diagrams

ENDODER



查询"5962-9054901MQA"供应商 **DECODER** SYNCHRONOUS > 7 8 SYNCHRONOUS DATA UNIPOLAR > 13 4 → TAKE DATA DATA CHARACTER IDENTIFIER 17 COMMAND SYNC BIPOLAR > 12 **TRANSITION** SELECT GATE FINDER BIPOLAR > → DATA SYNC 5 SERIAL DATA OUT DECODER > 9 VALID WORD CLOCK SELECT BIT PARITY CHECK SYNCHRONIZER 16 PARITY SELECT DECODER > 15 RATE DATA SYNCHRONOUS > 8 CLK 14 DECODER SHIFT CLK SYNCHRONOUS > 10 CLK SELECT MASTER >22 RESET > DECODER > 19 BIT COUNTER 3 TAKE DATA

Pin Description

PIN NUMBER	TYPE	NAME	SECTION	DESCRIPTION			
1		Vcc	Both	Positive supply pin. A $0.1\mu F$ decoupling capacitor from V_{CC} (pin 1) to GROUND (pin 21) is recommended.			
2	0	VALID WORD	Decoder	Output high indicates receipt of a valid word, (valid parity and no Manchester errors).			
3	0	TAKE DATA'	Decoder	A continuous, free running signal provided for host timing or data handling. Whe data is present on the bus, this signal will be synchronized to the incoming data and will be identical to TAKE DATA.			
4	0	TAKE DATA	Decoder	Output is high during receipt of data after identification of a valid sync pulse and two valid Manchester bits.			
5	0	SERIAL DATA OUT	Decoder	Delivers received data in correct NRZ format.			
6	I	SYNCHRONOUS DATA	Decoder	Input presents Manchester data directly to character identification logic. SYNCHRONOUS DATA SELECT must be held high to use this input. If not used, this pin must be held high.			
7	I	SYNCHRONOUS DATA SELECT	Decoder	In high state allows the synchronous data to enter the character identification logic. Tie this input low for asynchronous data.			
8	I	SYNCHRONOUS CLOCK	Decoder	Input provides externally synchronized clock to the decoder, for use when receiving synchronous data. This input must be tied high when not in use.			
9	I	DECODER CLOCK	Decoder	Input drives the transition finder, and the synchronizer which in turn supplies the clock to the balance of the decoder. Input a frequency equal to 12X the data rate.			
10	I	SYNCHRONOUS CLOCK SELCT	Decoder	In high state directs the SYNCHRONOUS CLOCK to control the decoder character identification logic. A low state selects the DECODER CLOCK.			
11	I	BIPOLAR ZERO IN	Decoder	A high input should be applied when the bus is in its negative state. This pin must be held high when the unipolar input is used.			
12	I	BIPOLAR ONE IN	Decoder	A high input should be applied when the bus is in its positive state. This pin must he held low when the unipolar input is used.			
13	I	UNIPOLAR DATA IN	Decoder	With pin 11 high and pin 12 low, this pin enters unipolar data into the transition finder circuit. If not used this input must be held low.			

HD-15531

查询Description1(dQAü供应商

PIN NUMBER	TYPE	NAME	SECTION	DESCRIPTION	
14	0	DECODER SHIFT CLOCK	Decoder	Output which delivers a frequency (DECODER CLOCK + 1 2), synchronous by the recovered serial data stream.	
15	I	TRANSITION SE- LECT	Decoder	A high input to this pin causes the transition finder to synchronize on every tr sition of input data. A low input causes the transition finder to synchronize or on mid-bit transitions.	
16		NC	Blank	Not connected.	
17	0	COMMAND SYNC	Decoder	Output of a high from this pin occurs during output of decoded data which was preceded by a Command (or Status) synchronizing character.	
18	I	DECODER PARITY SELECT	Decoder	An input for parity sense, calling for even parity with input high and odd parity with input low.	
19	I	DECODER RESET	Decoder	A high input to this pin during a rising edge of DECODER SHIFT CLOCK resets the decoder bit counting logic to a condition ready for a new word.	
20	I	COUNT CO	Both	One of five binary inputs which establish the total bit count to be encoded or decoded.	
21		GROUND	Both	Supply pin.	
22	I	MASTER RESET	Both	A high on this pin clears 2:1 counters in both encoder and decoder, and resets the \div 6 circuit.	
23	I	COUNT C2	Both	See pin 20.	
24	0	÷ 6 OUT	Encoder	Output from 6:1 divider which is driven by the ENCODER CLOCK.	
25	0	BIPOLAR ZERO OUT	Encoder	An active low output designed to drive the zero or negative sense of a bipolar line driver.	
26	I	OUTPUT INHIBIT	Encoder	A low on this pin forces pin 25 and 27 high, the inactive states.	
27	0	BIPOLAR ONE OUT	Encoder	An active low output designed to drive the one or positive sense of a bipolar line driver.	
28	I	SERIAL DATA IN	Encoder	Accepts a serial data stream at a data rate equal to ENCODER SHIFT CLOCK.	
29	I	ENCODER ENABLE	Encoder	A high on this pin initiates the encode cycle. (Subject to the preceding cycle being complete).	
30	ı	SYNC SELECT	Encoder	Actuates a Command sync for an input high and Data sync for an input low.	
31	I	ENCODER PARITY SELECT	Encoder	Sets transmit parity odd for a high input, even for a low input.	
32	0	SEND DATA	Encoder	Is an active high output which enables the external source of serial data.	
33	I	SEND CLOCK IN	Encoder	Clock input at a frequency equal to the data rate X2, usually driven by \div 6 output.	
34	0	ENCODER SHIFT CLOCK	Encoder	Output for shifting data into the Encoder. The Encoder samples SDI pin-28 on the low-to-high transition of ESC.	
35		NC	Blank	Not connected.	
36	I	COUNT C3	Both	See pin 20.	
37	I	ENCODER CLOCK	Encoder	Input to the 6:1 divider, a frequency equal to 12 times the data rate is usually input here.	
38	0	DATA SYNC	Decoder	Output of a high from this pin occurs during output of decoded data which was preceded by a data synchronizing character.	
39	I	COUNT C4	Both	See pin 20.	
40	I	COUNT C1	Both	See pill 20.	

查neodel OpterationQA"供应商

The Encoder requires a single clock with a frequency of twice the desired data rate applied at the SEND CLOCK input. An auxiliary divide by six counter is provided on chip which can be utilized to produce the SEND CLOCK by dividing the DECODER CLOCK. The frame length is set by programming the COUNT inputs. Parity is selected by programming ENCODER PARITY SELECT high for odd parity or low for even parity.

The Encoder's cycle begins when ENCODER ENABLE is high during a falling edge of ENCODER SHIFT CLOCK ①. This cycle lasts for one word length or K + 4 ENCODER SHIFT CLOCK periods, where K is the number of bits to be sent. At the next low-to-high transition of the ENCODER SHIFT CLOCK, a high SYNC SELECT input actuates a Command sync or a low will produce a Data sync for the word ②. When the Encoder is ready to accept data, the SEND DATA output will go high for K ENCODER SHIFT CLOCK periods ④. During these K periods the data should

be clocked into the SERIAL DATA input with every high-to-low transition of the ENCODER SHIFT CLOCK ③ - ④ so it can be sampled on the low-to-high transition. After the sync and Manchester II encoded data are transmitted through the BIPOLAR ONE and BIPOLAR ZERO outputs, the Encoder adds on an additional bit with the parity for that word ⑤. If ENCODER ENABLE is held high continuously, consecutive words will be encoded without an interframe gap. ENCODER ENABLE must go low by time ⑥ (as shown) to prevent a consecutive word from being encoded. At any time a low on OUTPUT INHIBIT input will force both bipolar outputs to a high state but will not affect the Encoder in any other way.

To abort the Encoder transmission, a positive pulse must be applied at MASTER RESET. Any time after or during this pulse, a low-to-high transition on SEND CLOCK clears the internal counters and initializes the Encoder for a new word.




FIGURE 1. ENCODER

Decoder Operation

To operate the Decoder asynchronously requires a single clock with a frequency of 12 times the desired data rate applied at the DECODER CLOCK input. To operate the Decoder synchronously requires a SYNCHRONOUS CLOCK at a frequency 2 times the data rate which is synchronized with the data at every high-to-low transition applied to the SYNCHRONOUS CLK input. The Manchester II coded data can be presented to the Decoder asynchronously in one of two ways. The BIPOLAR ONE and BIPOLAR ZERO inputs will accept data from a comparator sensed transformer coupled bus as specified in Military Spec 1553. The UNIPOLAR DATA input can only accept noninverted Manchester II coded data. (e.g., from BIPOLAR ONE

OUT on an Encoder through an inverter to Unipolar Data Input).

The Decoder is free running and continuously monitors its data input lines for a valid sync character and two valid Manchester data bits to start an output cycle. When a valid sync is recognized ①, the type of sync is indicated by a high level at either COMMAND SYNC or DATA SYNC output. If the sync character was a command sync the COMMAND SYNC output will go high ② and remain high for K SHIFT CLOCK periods ③, where K is the number of bits to be received. If the sync character was a data sync, the DATA SYNC output will go high. The TAKE DATA output will go high and remain high ② - ③ while the Decoder is transmit-

The Secogles 4904 Microsh 体 DATA OUT. The decoded data available at SERIAL DATA OUT is in NRZ format. The DECODER SHIFT CLOCK is provided so that the decoded bits can get shifted into an external register on every low-to-high transition of this clock ② - ③. Note that DECODER SHIFT CLOCK may adjust its phase up until the time that TAKE DATA goes high.

After all K decoded bits have been transmitted 3 the data is checked for parity. A high input on DECODER PARITY SELECT will set the Decoder to check for even parity or a low input will set the Decoder to check for odd parity. A high

on VALID WORD output (4) indicates a successful reception of a word without any Manchester or parity errors. At this time the Decoder is looking for a new sync character to start another output sequence. VALID WORD will go low approximately K + 4 DECODER SHIFT CLOCK periods after it goes high, if not reset low sooner by a valid sync and two valid Manchester bits as shown (1).

At any time in the above sequence a high input on DECODER RESET during a low-to-high transition of DECODER SHIFT CLOCK will abort transmission and initialize the Decoder to start looking for a new sync character.




FIGURE 2. DECODER

HD-15531

查询ne®countep1MQA"供应商

	FRAME LENGTH	PIN WORD				
DATA BITS	FRAME LENGTH (BIT PERIODS)	C ₄	C ₃	C ₂	C ₁	C ₀
2	6	L	L	Н	L	Н
3	7	L	L	Н	Н	L
4	8	L	L	Н	Н	Н
5	9	L	Н	L	L	L
6	10	L	Н	L	L	Н
7	11	L	Н	L	Н	L
8	12	L	Н	L	Н	Н
9	13	L	Н	Н	L	L
10	14	L	Н	Н	L	Н
11	15	L	Н	Н	Н	L
12	16	L	Н	Н	Н	Н
13	17	Н	L	L	L	L
14	18	Н	L	L	L	Н
15	19	Н	L	L	Н	L
16	20	Н	L	L	Н	Н
17	21	Н	L	Н	L	L
18	22	Н	L	Н	L	Н
19	23	Н	L	Н	Н	L
20	24	Н	L	Н	Н	Н
21	25	Н	Н	L	L	L
22	26	Н	Н	L	L	Н
23	27	Н	Н	L	Н	L
24	28	Н	Н	L	Н	Н
25	29	Н	Н	Н	L	L
26	30	Н	Н	Н	L	Н
27	31	Н	Н	Н	Н	L
28	32	Н	Н	Н	Н	Н

NOTE:

^{1.} The above table demonstrates all possible combinations of frame lengths ranging from 6 to 32 bits. The pin word described here is common to both the Encoder and Decoder.




FIGURE 3. HOW TO MAKE OUR MTU LOOK LIKE A MANCHESTER ENCODED UART

Typical Timing Diagrams for a Manchester Encoded UART




FIGURE 4. ENCODER TIMING

查询"5962-9054901MQA"供应商




FIGURE 5. DECODER TIMING

MIL-STD-1553

The 1553 Standard defines a time division multiplexed data bus for application within aircraft. The bus is defined to be bipolar, and encoded in a Manchester II format, so no DC component appears on the bus. This allows transformer coupling and excellent isolation among systems and their environment.

The HD-15531 supports the full bipolar configuration, assuming a bus driver configuration similar to that in Figure 1. Bipolar inputs from the bus, like Figure 2, are also accommodated.

The signaling format in MIL-STD-1553 is specified on the assumption that the network of 32 or fewer terminals are controlled by a central control unit by means of Command-

Words, and Data. Terminals respond with Status Words, and Data. Each word is preceded by a synchronizing pulse, and

followed by parity bit, occupying a total of $20\mu s$. The word formats are shown in Figure 4. The special abbreviations are as follows:

P Parity, which is defined to be odd, taken across all 17 bits.

R/T Receive on logical zero, transmit on ONE.

ME Message Error if logical 1.

TF Terminal Flag, if set, calls for controller to request self-test data.




FIGURE 6. SIMPLIFIED MIL-STD-1553 DRIVER




FIGURE 7. SIMPLIFIED MIL-STD-1553 RECEIVER

查询"5962-9054901MQA"供应商 COMMAND SYNC DATA SYNC BIT BIT BIT PERIOD PERIOD PERIOD **LOGICAL ONE DATA** LOGICAL ZERO DATA FIGURE 8. MIL-STD-1553 CHARACTER FORMATS 2 3 5 6 8 9 10 12 13 15 16 COMMAND WORD (FROM CONTROLLER TO TERMINAL) 5 1 5 5 SYNC TERMINAL **SUB ADDRESS DATA WORD ADDRESS** /MODE COUNT DATA WORD (SENT EITHER DIRECTION) 16 DATA WORD SYNC STATUS WORD (FROM TERMINAL TO CONTROLLER) 5 1 9 SYNC **TERMINAL CODE FOR FAILURE MODES ADDRESS**

FIGURE 9. MIL-STD-1553 WORD FORMATS

NOTE:

1. This page is a summary of MIL-STD-1553 and is not intended to describe the operation of the HD-15531.

查询1696M-906A89H NEAAgy供应商

Supply Voltage	+7.0V
Input, Output or I/O Voltage	. GND -0.5V to $V_{\mbox{\footnotesize CC}}$ +0.5V
ESD Classification	Class 1

Operating Conditions
Supply Voltage
Operating Temperature Range (T _A)
HD-15531-940°C to +85°C
HD-15531-855°C to +125°C
Encoder/Decoder Clock Rise Time (TECR, TDCR)8ns Max
Encoder/Decoder Clock Fall Time (TECF, TDCF) 8ns Max

Thermal Information

Thermal Resistance (Typical)	$\theta_{\sf JA}$	θ JC
CERDIP Package	35°C/W	9°C/W
PDIP Package	50°C/W	N/A
Storage Temperature Range	65 ⁰ C	to +150°C
Maximum Junction Temperature		
Ceramic Package		+175°C
Plastic Package		+150 ^o C
Maximum Lead Temperature (Soldering 10s).		+300°C

Die Characteristics

Gate Count	50 Gates
Sync. Transition Span (TD2) 18 TDC Typical	, (Note 1)
Short Data Transition Span (TD4) 6 TDC Typical	, (Note 1)
Long Data Transition Span (TD5) 12 TDC Typical	, (Note 1)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

DC Electrical Specifications

$V_{CC} = 5.0V \pm 10\%$	$T_A = -40^{\circ}C \text{ to } +85C^{\circ} \text{ (HD-15531-9)}$
	$T_A = -55^{\circ}C \text{ to } +125C^{\circ} \text{ (HD-15531-8)}$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Input LOW Voltage	V _{IL}	V _{CC} = 4.5V and 5.5V	-	0.2 V _{CC}	V
Input HIGH Voltage	V _{IH}	V _{CC} = 4.5V and 5.5V	0.7 V _{CC}	-	V
Input LOW Clock Voltage	V _{ILC}	V _{CC} = 4.5V and 5.5V	-	GND +0.5	V
Input HIGH Clock Voltage	V _{IHC}	V _{CC} = 4.5V and 5.5V	V _{CC} -0.5	-	V
Output LOW Voltage	V _{OL}	I _{OL} = +1.8mA, V _{CC} = 4.5V (Note 2)	-	0.4	V
Output HIGH Voltage	V _{OH}	I _{OH} = -3.0mA, V _{CC} = 4.5V (Note 2)	2.4	-	V
Input Leakage Current	lį	$V_I = V_{CC}$ or GND, $V_{CC} = 5.5V$	-1.0	+1.0	μΑ
Standby Supply Current	ICCSB	V _{IN} = V _{CC} = 5.5V, Outputs Open	-	2	mA
Operating Power Supply Current	ICCOP	V _{IN} = V _{CC} = 5.5V, f = 15MHz, Outputs Open	-	10	mA
Functional Test	F _T	(Note 3)	-	-	-

NOTES:

- 1. TDC = Decoder clock period = 1/FDC.
- 2. Interchanging of force and sense conditions is permitted.
- 3. Tested as follows: f = 15MHz, V_{IH} = 70% V_{CC} , V_{IL} = 20% V_{CC} , C_L = 50pF, $V_{OH} \ge V_{CC}/2$ and $V_{OL} \le V_{CC}/2$.

Capacitance $T_A = +25^{\circ}C$, Frequency = 1MHz


SYMBOL	PARAMETER	TYP	UNITS	TEST CONDITIONS
C _{IN}	Input Capacitance	25	pF	All measurements are referenced to device GND
C _{OUT}	Output Capacitance	25	pF	

		HD-1	5531	HD-1	HD-15531B				
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	TEST CONDITIONS (NOTE 2)		
ENCODER TIMING									
FEC	Encoder Clock Frequency	-	15	-	30	MHz	$V_{CC} = 4.5V$ and 5.5V, $C_L = 50pF$		
FESC	Send Clock Frequency	-	2.5	-	5.0	MHz	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
FED	Encoder Data Rate	-	1.25	-	2.5	MHz	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TMR	Master Reset Pulse Width	150	-	150	-	ns	$V_{CC} = 4.5V$ and 5.5V, $C_L = 50pF$		
TE1	Shift Clock Delay	-	125	-	80	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TE2	Serial Data Setup	75	-	50	-	ns	$V_{CC} = 4.5V$ and 5.5V, $C_L = 50pF$		
TE3	Serial Data Hold	75	-	50	-	ns	$V_{CC} = 4.5V$ and 5.5V, $C_L = 50pF$		
TE4	Enable Setup	90	-	90	-	ns	$V_{CC} = 4.5V$ and 5.5V, $C_L = 50pF$		
TE5	Enable Pulse Width	100	-	100	-	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TE6	Sync Setup	55	-	55	-	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TE7	Sync Pulse Width	150	-	150	-	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TE8	Send Data Delay	0	50	0	50	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TE9	Bipolar Output Delay	-	130	-	130	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TE10	Enable Hold	10	-	10	-	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TE11	Sync Hold	95	-	95	-	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
DECODER	TIMING		•						
FDC	Decoder Clock Frequency	-	15	-	30	MHz	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
FDS	Decoder Sync Clock	-	2.5	-	5.0	MHz	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
FDD	Decoder Data Rate	-	1.25	-	2.5	MHz	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TDR	Decoder Reset Pulse Width	150	-	150	-	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TDRS	Decoder Reset Setup Time	75	-	75	-	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TDRH	Decoder Reset Hold Time	10	-	10	-	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TMR	Master Reset Pulse	150	-	150	-	ns	$V_{CC} = 4.5V$ and 5.5V, $C_L = 50pF$		
TD1	Bipolar Data Pulse Width	TDC + 10 (Note 1)	-	TDC + 10 (Note 1)	-	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TD3	One Zero Overlap	-	TDC - 10 (Note 1)	-	TDC - 10 (Note 1)	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TD6	Sync Delay (ON)	-20	110	-20	110	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TD7	Take Data Delay (ON)	0	110	0	110	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TD8	Serial Data Out Delay	-	80	-	80	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TD9	Sync Delay (OFF)	0	110	0	110	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TD10	Take Data Delay (OFF)	0	110	0	110	ns	$V_{CC} = 4.5V$ and 5.5V, $C_L = 50pF$		
TD11	Valid Word Delay	0	110	0	110	ns	$V_{CC} = 4.5V$ and 5.5V, $C_L = 50pF$		
TD12	Sync Clock to Shift Clock Delay	-	75	-	75	ns	V_{CC} = 4.5V and 5.5V, C_L = 50pF		
TD13	Sync Data Setup	75	-	75	-	ns	V _{CC} = 4.5V and 5.5V, C _L = 50pF		


NOTES:

^{1.} TDC = Decoder clock period = 1/FDC.

^{2.} AC Testing as follows: Input levels: V_{IH} = 70% V_{CC} , V_{IL} = 20% V_{CC} ; Input rise/fall times driven at 1ns/V; Timing Reference levels: $V_{CC}/2$; Output load: C_L = 50pF.



查询ing6Waveforms2倍。供应商 NOTE: UNIPOLAR IN = 0, FOR NEXT DIAGRAMS. BIT PERIOD-BIT PERIOD--BIT PERIOD-BOI - T_{D3} ► | - T_{D3} T_{D2} BZI ⊲T_{D1}⊳ T_{D2} COMMAND SYNC < T_{D1} : BOI ► | | **-** T_{D3} T_{D2} ► T_{D3} • T_{D1} • BZI DATA SYNC T_{D2} < T_{D1} > воі - T_{D3} T_{D2} T_{D4} T_{D5} ONE ZERO ONE ł NOTE: BIPOLAR ONE IN = 0, BIPOLAR ZERO IN = 1, FOR NEXT DIAGRAMS. −T_{D2} T_{D2} UI **COMMAND SYNC** - T_{D2} -T_{D2} UI **DATA SYNC** UI T_{D5} T_{D5} T_{D4} ONE ZERO ONE ONE FIGURE 11. DECODER TIMING



查的"8362d) C5460diMQA"供应商




FIGURE 13.

NOTE:

1. Includes stray and jig capacitance.

AC Testing Input, Output Waveform



FIGURE 14.

NOTE:

1. AC Testing: All input signals must switch between V_{IL} and V_{IH} , input rise and fall times are driven at 1ns per volt.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may resul from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618

TEL: (949) 341-7000 FAX: (949) 341-7123

Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905

TEL: (321) 724-7000 FAX: (321) 724-7946

EUROPE

Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland

TEL: +41 21 6140560 FAX: +41 21 6140579

ASIA

Intersil Corporation Unit 1804 18/F Guangdong Water Building 83 Austin Road TST, Kowloon Hong Kong

TEL: +852 2723 6339 FAX: +852 2730 1433