

DeviceNet™ CAN Transceivers

Check for Samples: SN65HVD252, SN65HVD253

FEATURES

- **DeviceNet Compliant Supporting 64 DeviceNet** Nodes
- Loopback Function (HVD253)
- Bus-Fault Protection of -36 V to 40 V
- Power-Up/Down Glitch-Free Bus I/O
- 3.3-V Compatible Receiver Output WWW.DZSC.COM

APPLICATIONS

- DeviceNet Networks (Vendor ID # 806) W.DZSC.COM
- **Industrial Automation**
- **HVAC Networks**
- Security Systems •
- **Telecom Base Station Status and Control**
- **CANopen Data Bus**
- **SDS Data Bus**
- **CAN Kingdom Data Bus**

DESCRIPTION

The SN65HVD252 and SN65HVD253 CAN transceivers meet or exceed the specifications of DeviceNet and are compatible to the ISO 11898-2:2003 standard for use in applications employing a controller area network (CAN). This device provides differential transmit and receive capability at signaling rates up to 1 megabit per second (Mbps).


Designed for operation in harsh industrial environments, these devices feature bus-pin voltage protection from -36 V to 40 V, driver output current limiting, and overtemperature driver shutdown.

Pin 8 provides for two different modes of operation: normal and silent mode. The normal mode of operation is selected by connecting S (pin 8) to ground. If a high logic level is applied to the S pin, the device enters a listen-only silent mode during which the driver is inactive while the receiver remains fully functional.

The Vref pin 5 of the SN65HVD252 is a $V_{CC}/2$ voltage reference for systems which use split termination.

The AB pin of the SN65HVD253 implements a listen-only loopback feature which allows the local node controller to synchronize its baud rate with that of the CAN bus. In loopback mode, the driver differential outputs are placed in high-impedance state while the receiver bus inputs remain active. For more information on the loopback mode, see the Application Information section.

The SN65HVD252 and SN65HVD253 are characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas 44 Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DeviceNet is a trademark of Open DeviceNet Vendor Association .

df.dzsc.com

SN65HVD252 SN65HVD253



www.ti.com

[≤]≝钢"%₩%%₩D253"供应商



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Table 1. DRIVER (SN65HVD252)

INF	UTS	OUTPUTS		
TXD	S	CAN_H	CAN_L	BUS STATE
L		Н	L	Dominant
H or OPEN	L or OPEN	Z	Z	Recessive
Х	Н	Z	Z	Recessive

Table 2. RECEIVER (SN65HVD252)

	INPUTS		
BUS STATE	$V_{ID} = V_{CANH} - V_{CANL}$	RXD	
Dominant	$V_{\rm ID} \ge 0.9 \ V$	L	
?	0.5 V < V _{ID} < 0.9 V	?	
Recessive	V _{ID} < 0.5 V	Н	
OPEN	V _{ID} ≈0 V	Н	

Table 3. DRIVER (SN65HVD253)

	INPUTS			OUTPUTS	
TXD	AB	S	CAN_H	CAN_L	BUS STATE
Х	Х	н	Z	Z	Recessive
L	L or open		Н	L	Dominant
H or open	Х	L or OPEN	Z	Z	Recessive
Х	Н	1	Z	Z	Recessive

Table 4. RECEIVER (SN65HVD253)

	IN	OUTPUT		
AB	BUS STATE	$V_{ID} = V_{CANH} - V_{CANL}$	TXD	RXD
	Dominant	$V_{ID} \ge 0.9 V$		L
1	?	$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$	×	?
L or open	Recessive	$V_{ID} \le 0.5 V$	X 1	Н
	Open	V _{ID} ≈0 V		Н
	Dominant	$V_{\text{ID}} \ge 0.9 \text{ V}$	Х	L
	0		L	L
Н	?	0.5 V < V _{ID} < 0.9 V	н	?
	Recessive	$V_{ID} \le 0.5 \text{ V or open}$	Н	Н
Х	Х	Х	L	L

2

<u>*暨街鄂№5日₩D253"供应商</u>

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

	VALUE	UNIT
Supply voltage ⁽²⁾ , V _{CC}	-0.3 to 6	V
Voltage range at CANH, CANL, V _{REF}	-36 to 40	V
Voltage at CANH, CANL, transient pulse per ISO 7637, pulse 1, 2, 3a, 3b, 5, 6, 7	-200 to 200	V
Voltage input range at logic inputs, VI (TXD, AB, RXD, S)	-0.5 to 6	V
ESD, human-body model (HBM) per JEDEC Standard 22, test method A114, CANH, CANL vs GND	±12	kV
ESD, human-body model (HBM) per JEDEC Standard 22, test method A114, all pins	±5	kV
ESD, charged-device model (CDM) per JEDEC Standard 22, test method C101, all pins	±2	kV
ESD, machine model (MM) per JEDEC Standard 22, test method A115 CANH, CANL vs GND	±200	V
Receiver output current, I _O	±20	mA
Junction temperature, T _J	170	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

RECOMMENDED OPERATING CONDITIONS

				MIN	MAX	UNIT
V _{CC}	Supply voltage			4.75	5.25	V
	Voltage at any bus terminal (sep	oltage at any bus terminal (separately or common mode)		-5 ⁽¹⁾	10	V
VIH	High-level input voltage	TXD, S, AB inputs	2	5.5	V	
V _{IL}	Low-level input voltage	TXD, S, AB inputs			0.8	V
V_{ID}	Differential input voltage			-7	7	V
	Output ourroat	Driver		-70	70	A
ЮН	Output current	Receiver		-2	2	mA
T _A	Operating ambient free-air temperature	See Thermal Information Table		-40	85	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

SN65HVD252 SN65HVD253

SL誓钢"SN/5599VD253"供应商

THERMAL INFORMATION

		10	HVD252/53	
	THERMAL METR	8 PINS SOIC	UNITS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽¹⁾	124.5		
$\theta_{\text{JC(top)}}$	Junction-to-case(top) thermal resistance (2	2)	55.9	
θ _{JB}	Junction-to-board thermal resistance (3)	50.2	8 0 AA/	
ΨJT	Junction-to-top characterization parameter	(4)	4.9	°C/W
ΨЈВ	Junction-to-board characterization parame	eter ⁽⁵⁾	46	
$\theta_{\text{JC(bottom)}}$	Junction-to-case(bottom) thermal resistant	ce ⁽⁶⁾	n/a	
0	Davies nouve dissisting	$V_{CC} = 5 \text{ V}, \text{ T}_{J} = 27^{\circ}\text{C}, \text{ R}_{L} = 60\Omega,$ $\text{R}_{S} \text{ at } 0 \text{ V}, \text{ Input to D a } 500\text{-kHz}$ 50% duty cycle square wave	189.1	mW
P _D	Device power dissipation	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 5.25 \mbox{ V}, \mbox{ T}_J = 150^\circ\mbox{C}, \mbox{ R}_L = 50\Omega, \\ \mbox{ R}_S \mbox{ at } 0 \mbox{ V}, \mbox{ Input to } D \mbox{ a } 500\mbox{ kHz} \\ \mbox{ 50\% duty cycle square wave} \end{array}$	274.8	mW

(1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific

JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(4) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(5) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V	Bus output voltage	CANH	See Figure 1, TXD = 0 V, S = 0 V, AB = 0 V (HVD253),		2.75	3.5	4.5	V
V _{O(D)}	(dominant)	CANL	R_{CM} = open, C_{L} = open, R_{L} = 60 Ω	. ,	0.5	1.5	2.25	v
V _{O(R)}	Bus output voltage (reces	ssive)	TXD = 3 V, S = 0 V	No Load	2	2.5	3	V
V _{OD(D)}	Differential output voltage (dominant)		See Figure 1, TXD = 0 V, S = 0 V, R _{CM} = C_L = open, 45 $\Omega \le R_L \le 60 \Omega$	open,	1.5	2.4	3.4	V
			See Figure 1, TXD = 0 V, S = 0 V, R _L = 60 Ω , R _{CM} = 330 Ω , C _L = open, -5 V < V _{CM} < 10 V		1.2	2.6	3.3	v
V	Differential output voltage	e	See Figure 1, TXD = 3 V , S = 0 V ,	$R_L = 60 \ \Omega$	-12		12	mV
V _{OD(R)}	(recessive)		R_{CM} = open, C_{L} = 100 pF	No load	-100		50	mv
V _{SYM}	Output symmetry (domina recessive)	ant or	See Figure 1, S = 0 V, AB = 0 V (HVD253), R_{CM} = open, C _L = open, R _L = 60 Ω , V_{SYM} = V_{CC} - V_{CANH} - V_{CANL}		-400	0	400	mV
	Short-circuit steady-state	output	–5 V < V _{CANH} < 10 V, CANL open		-350		2.5	
I _{OS(ss)}	current		–5 V < V _{CANL} < 10 V, CANH open		-2.5		350	mA

(1) All typical values are at 25°C with $V_{CC} = 5$ V.

DRIVER SWITCHING CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pHR}	Propagation delay time, high input to recessive output			50	70	
t _{pLD}	Propagation delay time, low input to dominant output	See Figure 1, S = 0 V, $R_L = 60 \Omega$,		40	70	~~
t _r	Differential output signal rise time, 10% to 90%	$C_L = 100 \text{ pF}, R_{CM} = \text{open}$		15	30	ns
t _f	Differential output signal fall time, 90% to 10%			17	30	
t _{en}	Enable time from silent mode to dominant	$ \begin{array}{l} R_{L} = 60 \; \Omega, \; C_{L} = 15 \; pF, \\ C_{LD} = 100 \; pF \end{array} $			200	ns

www.ti.com



<u>₩豐樹號N65HVD253"供应商</u>

SN65HVD252 SN65HVD253

SLLSE37 -JUNE 2010

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage				800	900	
V _{IT-}	Negative-going input threshold voltage	–5 V < V _{CM} < 10 V		500	650		mV
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT})			140	160		
	LP-sh laved and a structure	$I_0 = -2 \text{ mA}$		2.4	3.3	3.7	
V _{OH}	High-level output voltage	$I_0 = -20 \ \mu A$		2.7	3.3	3.7	V
V _{OL}	Low-level output voltage	$I_{O} = 2 \text{ mA}$			0.1	0.2	V
I _{BL(off)}	Bus leakage current, with power off	CANH or CANL.	Vcc at 0 V	-600		600	
I _{BL}	Bus leakage current, in silent mode or recessive state	Other bus pin at 0 V	TXD or S pin at V _{CC}	-600		600	μA
CI	Input capacitance to ground, (CANH or CANL)	$V_{I} = 0.4 \sin (4E6\pi t) + 2$	2.5 V		20		pF
C _{ID}	Differential input capacitance	$V_{I} = 0.4 \sin (4E6\pi t)$			7		pF
R _{ID}	Differential input resistance	TXD at 3 V, S at 0 V		30	60	80	kΩ
R _{IN}	Input resistance, (CANH or CANL)			15	30	40	kΩ
R _{I(M)}	Input resistance matching [1 – (R _{IN (CANH)} / R _{IN (CANL)})] × 100%	V _{CANH} = V _{CANL}		-3%	0%	3%	

(1) All typical values are at 25°C with $V_{CC} = 5$ V.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pRH}	Propagation delay time, recessive input to high output			55	80	
t _{pDL}	Propagation delay time, dominant input to low output	See Figure 2, $C_L = 15 \text{ pF}$,		50	80	20
t _r	Output signal rise time, 10% to 90%	$AB = 0 V \text{ or } V_{CC} (HVD253)$			20	ns
t _f	Output signal fall time, 90% to 10%				20	

DRIVER-TO-RECEIVER LOOP-SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{loop1}	to receiver output	See Figure 4, S at 0 V, AB at 0 V,	40	90	140	ns	
t _{loop2}	to receiver output	Dominant to recessive	$R_L = 60 $ Ω, $C_{LD} = 100 $ pF, $C_L = 15 $ pF	40	105	140	
t _{AB1}	Loopback delay, driver input to (HVD253 only)	receiver output	See Figure 5, S at 0 V, AB = V_{CC} , R _L = 60 Ω , C _{LD} = 100 pF, C _L = 15 pF		20	40	ns

SN65HVD252 SN65HVD253

SL 塑钢 "SW 5391 VD253"供应商

LOGIC INPUT PIN CHARACTERISTICS (D, S, AND AB INPUTS)

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
I _I	Input current	$0 V < V_{IN} < V_{CC}$	-100	100	μA
I _{OP(off)}	Power-off leakage current	V_{CC} at 0 V, 0 < V_{IN} < $V_{CC(MAX)}$	-100	100	μA

V_{REF} **PIN CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		–100 μA < I _O < 100 μA	0.4 V _{CC}	$0.5V_{CC}$	$0.6V_{CC}$	
Vo		–50 μA < I _O < 50 μA	0.43 V _{CC}	$0.5V_{CC}$	0.57 V _{CC}	V
		–5 μA < I _O < 5 μA	0.45 V _{CC}	$0.5V_{CC}$	0.55 V _{CC}	

SUPPLY CURRENT

over recommended operating conditions (unless otherwise noted)

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		HVD252 Silvert S at V _C		S at V _{CC} , TXD at V _{CC}		13	17	
I _{CC} S	Supply ourrest	HVD253	Silent	S at V _{CC} , AB at 0 V or V _{CC}		13	17	~ ^
	Supply current	A.II	Dominant	TXD at 0 V, 50-Ω load, S at 0 V		60	80	mA
		All	Recessive	TXD at V_{CC} , no load, S at 0 V		13	17	





www.ti.com



<u>₩豐铈鄂№65₩₩₽253"供应商</u>






Figure 2. Receiver Test Circuit




www.ti.com


PARAMETER MEASUREMENT INFORMATION (continued)














<u>₩豐樹號N65HVD253"供应商</u>








TEXAS INSTRUMENTS

www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued) EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





APPLICATION INFORMATION

USING THE SILENT MODE

The silent mode is selected by setting a logic high on pin 8 (S). In silent mode, the driver function of the transceiver is disabled, whereas the receiver function remains active. This silent mode may be used to implement *babbling idiot* protection, to ensure that the driver does not disrupt the entire network in case of a local fault. The silent mode may also be used in redundant systems to select or de-select the redundant transceiver until needed.

USING THE AUTOBAUD FEATURE OF THE SN65HVD253

The autobaud feature of the HVD253 is selected by placing a logic high on pin 5 (AB). In autobaud mode, the normal *bus-transmit* function of the transceiver is disabled, whereas the *bus-receive* function and all of the other normal operating functions of the device remain active. An internal loopback emulates the connection between the driver outputs and the receiver inputs, allowing the receiver to respond to locally-generated dominant bits as well as dominant bits from other nodes.

With the autobaud function engaged, normal bus activity, including activity from the local controller, can be monitored by the local node as received data. However, if an error frame is generated by the local CAN controller, it is not transmitted to the bus. Only the local microprocessor can detect the error frame.

Autobaud detection is well suited to applications that have a known selection of baud rates. For example, DeviceNet (a common industrial protocol) has optional signaling rates of 125 kbps, 250 kbps, or 500 kbps. Once a logic high has been applied to pin 5 (AB) of the HVD253, the local controller may assume a baud rate such as 125 kbps and then wait for a message to be transmitted by another node on the bus. If the wrong local signaling rate has been selected, an error message is generated by the local CAN controller. However, because the *bus-transmit* function of the transceiver has been disabled, no other nodes receive the error message from the local controller.

This procedure makes use of the CAN controller status-register indications of message received and error warning status to signal if the current signaling rate is correct or not. The warning status indicates that the CAN controller error counters have been incremented. A message-received status indicates that a good message has been received.

If an error is generated, the local CAN controller may assume another signaling rate and wait to receive another message. When an error-free message has been received, the correct baud rate has been selected. A logic low may now be applied to pin 5 (AB) of the HVD253, returning the *bus-transmit* normal operating function to the transceiver.

USING THE V_{REF} OUTPUT

The V_{REF} output provides a stable voltage of half the power supply voltage. This can be used in split-termination schemes to improve electromagnetic compatibility (EMC) of the system. It can also be used as a reference with which to compare the single-ended inputs for degraded operation in the event of a wire-break fault on either the CANH or CANL bus lines.

DeviceNet REQUIREMENTS

DeviceNet requires additional performance beyond the requirements of the ISO 11898-2 CAN standard. These additional specifications address the conditions found in rugged industrial applications. The DeviceNet specifications are maintained by ODVA. (www.odva.org) The HVD252 and HVD253 fully meet these requirements under all recommended operating conditions.

PARAMETER	DeviceNet SPECIFICATION	HVD252, HVD253
Number of nodes	64	Yes
Minimum differential input resistance	20 kΩ	Yes
Minimum differential input capacitance	24 pF	Yes
Bus pin voltage range (survivable)	–25 V to 18 V	Yes
Bus pin voltage range (operation)	–5 V to 10 V	Yes
Differential output voltage	1.5 V with 50-Ω load	Yes

Copyright © 2010, Texas Instruments Incorporated



www.ti.com

PACKAGING INFORMATION

derable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Pe
N65HVD252D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
N65HVD252DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
N65HVD253D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
N65HVD253DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
	N65HVD252D N65HVD252DR N65HVD253D	N65HVD252D ACTIVE N65HVD252DR ACTIVE N65HVD253D ACTIVE	N65HVD252DACTIVESOICN65HVD252DRACTIVESOICN65HVD253DACTIVESOIC	N65HVD252DACTIVESOICDN65HVD252DRACTIVESOICDN65HVD253DACTIVESOICD	N65HVD252DACTIVESOICD8N65HVD252DRACTIVESOICD8N65HVD253DACTIVESOICD8	N65HVD252DACTIVESOICD875N65HVD252DRACTIVESOICD82500N65HVD253DACTIVESOICD875	N65HVD252DACTIVESOICD875Green (RoHS & no Sb/Br)N65HVD252DRACTIVESOICD82500Green (RoHS & no Sb/Br)N65HVD253DACTIVESOICD875Green (RoHS & no Sb/Br)N65HVD253DRACTIVESOICD875Green (RoHS & no Sb/Br)N65HVD253DRACTIVESOICD82500Green (RoHS & no Sb/Br)N65HVD253DRACTIVESOICD82500Green (RoHS & no Sb/Br)	N65HVD252DACTIVESOICD875Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)N65HVD252DRACTIVESOICD82500Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)N65HVD253DACTIVESOICD875Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)N65HVD253DRACTIVESOICD875Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)N65HVD253DRACTIVESOICD82500Green (RoHS & no Sb/Br)CU NIPDAU & no Sb/Br)

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www. information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information but may not have conducted destructive testing or chemical ar TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu

Reel A0 B0 K0 P1 W Pin1

Texas Instruments 查询<u>"SN65HVD253</u>"供应商

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Ĺ		Package	Package	Pins	SPQ	Γ
*A	Il dimensions are nominal					


		Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
SN65HVD252DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

Reel



PACKAGE MATERIALS INFORMATION

20-Jul-2010




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD252DR	SOIC	D	8	2500	346.0	346.0	29.0

查询"SN65HVD253"供应商

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



LAND PATTERN DATA

查询"SN65HVD253"供应商



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



查询"SN65HVD253"供应商

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated