

www.ti.com SCAS851-APRIL 2009

## 1.5V/1.8V 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST

#### **FEATURES**

- Member of the Texas Instruments Widebus+™
   Family
- Pinout Optimizes DDR2 DIMM PCB Layout
- Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer
- Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power Consumption
- Output Edge-Control Circuitry Minimizes
   Switching Noise in an Unterminated Line

- Supports 1.5V and 1.8V Supply Voltage Range
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the Control and RESET Inputs
- Checks Parity on DIMM-Independent Data Inputs
- Able to Cascade With a Second SN74SSTEB32866
- Supports Industrial Temperature Range (-40°C to 85°C)

#### DESCRIPTION

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.425-V to 1.9-V VCC operation. In the 1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per DIMM are required to drive 18 SDRAM loads.

All inputs are SSTL\_18, except the reset (RESET) and control (Cn) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meets SSTL\_18 and SSTL\_15 specifications (depending on Supply voltage level), except the open-drain error (QERR) output.

The SN74SSTEB32866 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

The SN74SSTEB32866 accepts a parity bit from the memory controller on the parity bit (PAR\_IN) input, compares it with the data received on the DIMM-independent D-inputs (D2–D3, D5–D6, D8–D25 when C0=0 and C1=0; D2–D3, D5–D6, D8–D14 when C0=0 and C1=1; or D1-D6, D8-D13 when C0=1 and C1=1) and indicates whether a parity error has occurred on the open-drain  $\overline{QERR}$  pin (active low). The convention is even parity; i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs, combined with the parity input bit. To calculate parity, all DIMM-independent data inputs must be tied to a known logic state.

When used as a single device, the C0 and C1 inputs are tied low. In this configuration, parity is checked on the PAR\_IN input signal, which arrives one cycle after the input data to which it applies. Two clock cycles after the data are registered, the corresponding partial-parity-out (PPO) and QERR signals are generated.

When used in pairs, the C0 input of the first register is tied low, and the C0 input of the second register is tied high. The C1 input of both registers are tied high. Parity, which arrives one cycle after the data input to which it applies, is checked on the PAR\_IN input signal of the first device. Two clock cycles after the data are registered, the corresponding PPO and QERR signals are generated on the second device. The PPO output of the first register is cascaded to the PAR\_IN of the second SN74SSTEB32866. The QERR output of the first SN74SSTEB32866 is left floating, and the valid error information is latched on the QERR output of the second SN74SSTEB32866.

## ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>	- 5 to P	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	LFBGA-ZWL	Tape and reel	SN74SSTEB32866ZWLR	SEB866

(1) Package drawings, packing quantities, thermal data, symbolization, PCB design guidelines available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.

df.dzsc.com

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **DESCRIPTION (CONTINUED)**

If an <u>error occurs</u> and the QERR output is driven low, it stays latched low for a <u>minimum</u> of two clock cycles or until RESET is driven low. If two or more consecutive parity errors occur, the QERR output is driven low and latched low for a clock duration equal to the <u>parity</u>-error duration or until RESET is driven low. The DIMM-dependent signals (DCKE, DCS, DODT, and CSR) are not included in the parity-check computation.

The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration, the A6, D6, and H6 terminals are driven low and are do-not-use (DNU) pins.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and CLK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register is cleared, and the data outputs are driven low quickly, relative to the time required to disable the differential input receivers. However, when coming out of reset, the register becomes active quickly, relative to the time required to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the SN74SSTEB32866 ensures that the outputs remain low, thus ensuring there will be no glitches on the output.


To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

The device supports low-power standby operation. When  $\overline{\text{RESET}}$  is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage ( $V_{REF}$ ) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low, except  $\overline{\text{QERR}}$ . The LVCMOS  $\overline{\text{RESET}}$  and Cn inputs always must be held at a valid logic high or low level.

The device also supports low-power active operation by monitoring both system chip select ( $\overline{DCS}$  and  $\overline{CSR}$ ) inputs and gates the Qn and PPO outputs from changing states when both  $\overline{DCS}$  and  $\overline{CSR}$  inputs are high. If either DCS or CSR input is low, the Qn and PPO outputs function normally. Also, if the internal low-power signal (LPS1) is high (one cycle after  $\overline{DCS}$  and  $\overline{CSR}$  go high), the device gates the  $\overline{QERR}$  output from changing states. If LPS1 is low, the  $\overline{QERR}$  output functions normally. The  $\overline{RESET}$  input has priority over the  $\overline{DCS}$  and  $\overline{CSR}$  control and, when driven low, forces the Qn and PPO outputs low and forces the  $\overline{QERR}$  output high. If the  $\overline{DCS}$  control functionality is not desired, the  $\overline{CSR}$  input can be hard-wired to ground, in which case the setup-time requirement for  $\overline{DCS}$  is the same as for the other D data inputs. To control the low-power mode with  $\overline{DCS}$  only, the  $\overline{CSR}$  input should be pulled up to  $V_{CC}$  through a pull-up resistor.

The two  $V_{REF}$  pins (A3 and T3) are connected together internally by approximately 150 $\Omega$ . However, it is necessary to connect only one of the two  $V_{REF}$  pins to the external  $V_{REF}$  power supply. An unused  $V_{REF}$  pin should be terminated with a  $V_{REF}$  coupling capacitor.





## Terminal Assignments for 1:1 Register-A (C0 = 0, C1 = 0)

_	1	2	3	4	5	6
Α	D1 (DCKE)	PPO	$V_{REF}$	$V_{CC}$	Q1 (QCKE)	DNU
В	D2	D15	GND	GND	Q2	Q15
С	D3	D16	$V_{CC}$	V <sub>CC</sub>	Q3	Q16
D	D4 (DODT)	QERR	GND	GND	Q4 (QODT)	DNU
Ε	D5	D17	$V_{CC}$	$V_{CC}$	Q5	Q17
F	D6	D18	GND	GND	Q6	Q18
G	PAR_IN	RESET	$V_{CC}$	V <sub>CC</sub>	C1	C0
Н	CLK	D7 (DCS)	GND	GND	Q7 (QCS)	DNU
J	CLK	CSR	$V_{CC}$	$V_{CC}$	NC	NC
K	D8	D19	GND	GND	Q8	Q19
L	D9	D20	$V_{CC}$	$V_{CC}$	Q9	Q20
M	D10	D21	GND	GND	Q10	Q21
N	D11	D22	$V_{CC}$	V <sub>CC</sub>	Q11	Q22
Р	D12	D23	GND	GND	Q12	Q23
R	D13	D24	$V_{CC}$	V <sub>CC</sub>	Q13	Q24
Т	D14	D25	$V_{REF}$	V <sub>CC</sub>	Q14	Q25


Each pin name in parentheses indicates the DDR2 DIMM signal name

DNU - Do not use

NC - No internal connection



## Logic Diagram for 1:1 Register Configuration (Positive Logic); C0 = 0, C1 = 0




To 21 Other Channels (D3, D5, D6, D8-D25)




<u>₩豐铈®N74SSTEB32866"供应商</u>

## Parity Logic Diagram for 1:1 Register Configuration (Positive Logic); C0 = 0, C1 = 0







## Terminal Assignments for 1:2 Register-A (C0 = 0, C1 = 1)

	1	2	3	4	5	6
Α	D1 (DCKE)	PPO	$V_{REF}$	V <sub>CC</sub>	Q1A (QCKEA)	Q1B (QCKEB)
В	D2	DNU	GND	GND	Q2A	Q2B
С	D3	DNU	$V_{CC}$	V <sub>CC</sub>	Q3A	Q3B
D	D4 (DODT)	QERR	GND	GND	Q4A (QODTA)	Q4B(QODTB)
E	D5	DNU	$V_{CC}$	V <sub>CC</sub>	Q5A	Q5B
F	D6	DNU	GND	GND	Q6A	Q6B
G	PAR_IN	RESET	$V_{CC}$	V <sub>CC</sub>	C1	C0
Н	CLK	D7 (DCS)	GND	GND	Q7A (QCSA)	Q7B (QCSB)
J	CLK	CSR	$V_{CC}$	V <sub>CC</sub>	NC	NC
K	D8	DNU	GND	GND	Q8A	Q8B
L	D9	DNU	$V_{CC}$	$V_{CC}$	Q9A	Q9B
М	D10	DNU	GND	GND	Q10A	Q10B
N	D11	DNU	$V_{CC}$	V <sub>CC</sub>	Q11A	Q11B
Р	D12	DNU	GND	GND	Q12A	Q12B
R	D13	DNU	$V_{CC}$	V <sub>CC</sub>	Q13A	Q13B
Т	D14	DNU	$V_{REF}$	$V_{CC}$	Q14A	Q14B


Each pin name in parentheses indicates the DDR2 DIMM signal name.

DNU - Do not use

NC - No internal connection

## <u>₩豐铈♥N74SSTEB32866"供应商</u>


## Logic Diagram for 1:2 Register-A Configuration (Positive Logic); C0 = 0, C1 = 1




To 10 Other Channels (D3, D5, D6, D8-D14)



## Parity Logic Diagram for 1:2 Register-A Configuration (Positive Logic); C0 = 0, C1 = 1







## Terminal Assignments for 1:2 Register-B (C0 = 1, C1 = 1)

	1	2	3	4	5	6
Α	D1	PPO	$V_{REF}$	$V_{CC}$	Q1A	Q1B
В	D2	DNU	GND	GND	Q2A	Q2B
С	D3	DNU	$V_{CC}$	$V_{CC}$	Q3A	Q3B
D	D4	QERR	GND	GND	Q4A	Q4B
E	D5	DNU	$V_{CC}$	$V_{CC}$	Q5A	Q5B
F	D6	DNU	GND	GND	Q6A	Q6B
G	PAR_IN	RESET	$V_{CC}$	$V_{CC}$	C1	C0
Н	CLK	D7 (DCS)	GND	GND	Q7A (QCSA)	Q7B (QCSB)
J	CLK	CSR	$V_{CC}$	$V_{CC}$	NC	NC
K	D8	DNU	GND	GND	Q8A	Q8B
L	D9	DNU	$V_{CC}$	$V_{CC}$	Q9A	Q9B
М	D10	DNU	GND	GND	Q10A	Q10B
N	D11 (DODT)	DNU	$V_{CC}$	$V_{CC}$	Q11A (QODTA)	Q11B (QODTB)
Р	D12	DNU	GND	GND	Q12A	Q12B
R	D13	DNU	$V_{CC}$	$V_{CC}$	Q13A	Q13B
Т	D14 (DCKE)	DNU	$V_{REF}$	$V_{CC}$	Q14A (QCKEA)	Q14B (QCKEB)


Each pin name in parentheses indicates the DDR2 DIMM signal name.

DNU - Do not use

NC - No internal connection



## Logic Diagram for 1:2 Register-B Configuration C0 = 1, C1 = 1




To 10 Other Channels (D2-D6, D8-D10, D12-D13)



<u>₩豐街♥N74SSTEB32866"供应商</u>

## Parity Logic Diagram for 1:2 Register-B Configuration (Positive Logic); C0 = 1, C1 = 1





#### **PIN FUNCTIONS**

NAME	DESCRIPTION	ELECTRICAL CHARACTERISTICS
GND	Ground	Ground input
V <sub>CC</sub>	Power-supply voltage	1.8 V / 1.5 V nominal
V <sub>REF</sub>	Input reference voltage	0.9 V / 0.75 V nominal
CLK	Positive master clock input	Differential input
CLK	Negative master clock input	Differential input
C0, C1	Configuration control input. Register A or Register B and 1:1 mode or 1:2 mode select.	LVCMOS inputs
RESET	Asynchronous reset input. Resets registers and disables V <sub>REF</sub> , data, and clock differential-input receivers. When RESET is low, all Q outputs are forced low and the QERR output is forced high.	LVCMOS input
D1-D25	Data input. Clocked in on the crossing of the rising edge of CLK and the falling edge of CLK.	SSTL_18 inputs / SSTL_15 inputs
CSR, DCS	Chip select inputs. Disables D1–D25 <sup>(1)</sup> outputs switching when both inputs are high	SSTL_18 inputs / SSTL_15 inputs
DODT	The outputs of this register bit will not be suspended by the DCS and CSR control.	SSTL_18 input / SSTL_15 inputs
DCKE	The outputs of this register bit will not be suspended by the DCS and CSR control.	SSTL_18 input / SSTL_15 inputs
PAR_IN	Parity input. Arrives one clock cycle after the corresponding data input. Pull-down resistor of typical $150 \text{k}\Omega$ to GND.	SSTL_18 input / SSTL_15 inputs, Pull-down
Q1-Q25 <sup>(2)</sup>	Data outputs that are suspended by the $\overline{\text{DCS}}$ and $\overline{\text{CSR}}$ control.	1.8 V / 1.5 V CMOS outputs
PPO	Partial parity out. Indicates odd parity of inputs D1–D25. (1)	1.8 V / 1.5 V CMOS output
<u>QCS</u>	Data output that will not be suspended by the DCS and CSR control	1.8 V / 1.5 V CMOS output
QODT	Data output that will not be suspended by the DCS and CSR control	1.8 V / 1.5 V CMOS output
QCKE	Data output that will not be suspended by the DCS and CSR control	1.8 V / 1.5V CMOS output
QERR	Output error bit. Timing is determined by the device mode.	Open-drain output
NC	No internal connection	
DNU	Do not use. Inputs are in standby-equivalent mode, and outputs are driven low.	

- (1) Data inputs = D2, D3, D5, D6, D8-D25 when C0 = 0 and C1 = 0 Data inputs = D2, D3, D5, D6, D8-D14 when C0 = 0 and C1 = 1
  - Data inputs = D1-D6, D8-D10, D12, D13 when C0 = 1 and C1 = 1.D
- (2) Data outputs = Q2, Q3, Q5, Q6, Q8-Q25 when C0 = 0 and C1 = 0
  - Data outputs = Q2, Q3, Q5, Q6, Q8-Q14 when C0 = 0 and C1 = 1
  - Data outputs = Q1-Q6, Q8-Q10, Q12, Q13 when C0 = 1 and C1 = 1.

#### **FUNCTION TABLE**

	INPUTS							
RESET	DCS	CSR	CLK	CLK	Dn	Qn		
Н	L	X	<b>↑</b>	<b>↓</b>	L	L		
Н	L	X	$\uparrow$	$\downarrow$	Н	Н		
Н	X	L	<b>↑</b>	$\downarrow$	L	L		
Н	X	L	<b>↑</b>	$\downarrow$	Н	Н		
Н	Н	Н	<b>↑</b>	$\downarrow$	X	$Q_0$		
Н	X	Χ	L or H	L or H	X	$Q_0$		
L	X or Floating	L						

Submit Documentation Feedback



#### **FUNCTION TABLE**

	INPUTS					
RESET	CLK	CLK	$DCKE, \overline{DCS}, \overline{DODT}$	QCKE, $\overline{\text{QCS}}$ , QODT		
Н	<u> </u>	<u> </u>	Н	Н		
Н	<b>↑</b>	$\downarrow$	L	L		
Н	L or H	L or H	Χ	$Q_0$		
L	X or Floating	X or Floating	X or Floating	L		

#### PARITY AND STANDBY FUNCTION

			INP	UTS			OL	OUTPUTS	
RESET	CLK	CLK	DCS	CSR	Σ OF INPUTS = H D1-D25 <sup>(1)</sup>	PAR_IN <sup>(2)</sup>	PPO	QERR (3)	
Н	1	$\downarrow$	L	Х	Even	L	L	Н	
Н	<b>↑</b>	$\downarrow$	L	X	Odd	L	Н	L	
Н	<b>↑</b>	$\downarrow$	L	Χ	Even	Н	Н	L	
Н	<b>↑</b>	$\downarrow$	L	X	Odd	Н	L	Н	
Н	<b>↑</b>	$\downarrow$	Н	L	Even	L	L	Н	
Н	<b>↑</b>	$\downarrow$	Н	L	Odd	L	Н	L	
Н	<b>↑</b>	$\downarrow$	Н	L	Even	Н	Н	L	
Н	<b>↑</b>	$\downarrow$	Н	L	Odd	Н	L	Н	
Н	<b>↑</b>	$\downarrow$	Н	Н	X	Χ	$PPO_0$	QERR <sub>0</sub>	
Н	L or H	L or H	X	Χ	Χ	Χ	$PPO_0$	QERR <sub>0</sub>	
L	X or Floating	X or Floating	X or Floating	X or Floating	Х	X or Floating	L	Н	

- (1) Data inputs = D2-D3, D5-D6, D8-D25 when C0 = 0 and C1 = 0 Data inputs = D2-D3, D5-D6, D8-D14 when C0 = 0 and C1 = 1Data inputs = D1-D6, D8-D10, D12, D13 when C0 = 1 and C1 = 1
- PAR\_IN arrives one clock cycle (C0 = 0) or two clock cycles (C0 = 1) after the data to which it applies. This transition assumes that  $\overline{QERR}$  is high at the crossing of CLK going high and  $\overline{CLK}$  going low. If QERR goes low, it stays latched low for a minimum of two clock cycles or until RESET is driven low. If two or more consecutive parity errors occur, the QERR output is driven low and latched low for a clock duration equal to the parity duration or until RESET is driven low.

### PARITY ERROR DETECT IN LOW-POWER MODE(1)

INPUT-DATA	1:1 MODE (C0 = 0, C1 = 0)		1:2 REGISTER-A MODE (C0 = 0, C1 = 1)		1:2 REGISTER-B MODE (C0 = 1, C1 = 1)		CASCADED MODE (Registers A and B)	
ERROR OCCURRENCE <sup>(2)</sup>	PPO DURATION <sup>(3)</sup>	QERR DURATION <sup>(3)</sup>	PPO DURATION <sup>(3)</sup>	QERR DURATION <sup>(3)</sup>	PPO DURATION <sup>(3)</sup>	QERR DURATION <sup>(3)</sup>	PPO DURATION <sup>(3)</sup>	QERR DURATION <sup>(3)</sup>
n – 4	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles
n – 3	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles
n – 2	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles
n – 1	LPM + 2 Cycles	LPM + 2 Cycles	LPM + 1 Cycle	LPM + 1 Cycle	LPM + 2 Cycles	LPM + 2 Cycles	LPM + 2 Cycles	LPM + 2 Cycles
n	Not detected	Not detected	Not detected	Not detected	Not detected	Not detected	Not detected	Not detected

- (1) If a parity error occurs before the device enters the low-power mode (LPM), the behavior of PPO and QERR is dependent on the mode of the device and the position of the parity error occurrence. This table illustrates the low-power-mode effect on parity detect. The low-power mode is activated on the n clock cycle when DCS and CSR go high.
- The clock-edge position of a one cycle data-input error relative to the clock-edge (n) which initiates LPM at the DCS and CSR inputs.
- If an error occurs, then QERR output may be driven low and the PPO output driven high. These columns show the clock duration for which the PPO signal will be high.





### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

			VALUE	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5 to 2.5	V
$V_{I}$	Input voltage range <sup>(2)</sup> (3)		-0.5 to V <sub>CC</sub> + 0.5	V
Vo	Output voltage range (2) (3)		-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current, $(V_I < 0 \text{ or } V_I > V_{CC})$		±50	mA
I <sub>OK</sub>	Output clamp current, (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>O</sub>	cc)	±50	mA
Io	Continuous output current (V <sub>O</sub> = 0 to V <sub>CO</sub>	, , , , , , , , , , , , , , , , , , , ,		mA
I <sub>CC</sub>	Continuous current through each V <sub>CC</sub> or	GND	±100	mA
	Continuous current through each V <sub>CC</sub> or GND	No airflow	39.8	
_	Thermal impedance,	Airflow 150 ft/min	34.1	
$R_{\theta JA}$	Thermal impedance, junction-to-ambient <sup>(4)</sup>	Airflow 250 ft/min	33.6	K/W
		Airflow 500 ft/min	32.5	
$R_{\theta JC}$	Thermal resistance, junction-to-case <sup>(4)</sup>	No airflow	14.5	
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	1.8 V Range	1.7	1.8	1.9	V
		1.5 V Range	1.425	1.5	1.575	
$V_{REF}$	Reference voltage		0.49 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>	0.51 × V <sub>CC</sub>	V
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> -40 mV	$V_{REF}$	V <sub>REF</sub> + 40 mV	V
VI	Input voltage		0		VCC	V
$V_{IH}$	AC high-level input voltage	Data inputs, CSR, PAR_IN	V <sub>REF</sub> + 250 mV			V
$V_{IL}$	AC low-level input voltage	Data inputs, CSR, PAR_IN			$V_{REF}$ –250 mV	V
$V_{IH}$	DC high-level input voltage	Data inputs, CSR, PAR_IN	V <sub>REF</sub> + 125 mV			V
$V_{IL}$	DC low-level input voltage	Data inputs, CSR, PAR_IN			V <sub>REF</sub> -125 mV	V
$V_{IH}$	High-level input voltage	RESET, C <sub>n</sub>	$0.65 \times V_{CC}$			V
$V_{IL}$	Low-level input voltage	RESET, C <sub>n</sub>			$0.35 \times V_{CC}$	V
$V_{ICR}$	Common-mode input voltage range	CLK, CLK	V <sub>REF</sub> -0.175		V <sub>REF</sub> +0.175	V
V <sub>I(PP)</sub>	Peak-to-peak input voltage	CLK, CLK	600			mV
I <sub>OH</sub>	High-level output current	Q outputs, PPO			-8	mA
	Low lovel output ourrent	Q outputs, PPO			8	mA
l <sub>OL</sub>	Low-level output current	QERR output	30			IIIA
$T_A$	Operating free-air temperature		-40		85	°C

<sup>(1)</sup> The RESET and Cn inputs of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. See the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

Submit Documentation Feedback

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> This value is limited to 2.5 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



<u>₩豐梅♥N74SSTEB32866"供应商</u>


### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP( 1)	MAX	UNIT
		I <sub>OH</sub> = -100 μA		1.7V to 1.9V	V <sub>CC</sub> -0.2			
		I <sub>OH</sub> = -6 mA		1.7V	1.3			
V <sub>OH</sub>	Q outputs, PPO	$I_{OH} = -100 \mu A$		1.425V to 1.575V	V <sub>CC</sub> -0.2			V
		I <sub>OH</sub> = -6 mA		1.425V	1.0			
		I <sub>OL</sub> = 100 μA		1.7V to 1.9V			0.2	
		I <sub>OL</sub> = 6 mA		1.7V			0.4	
V <sub>OL</sub>	Q outputs, PPO	I <sub>OL</sub> = 100 μA		1.425V to 1.575V			0.2	V
01		I <sub>OL</sub> = 6 mA		1.425V			0.4	
	OFDD output	I <sub>OL</sub> = 25 mA		1.7V			0.5	
	QERR output	I <sub>OL</sub> = 25 mA		1.425V			0.2 0.4 0.2	
	DAD IN	V <sub>I</sub> = GND					-5	
I <sub>I</sub>	PAR_IN	$V_I = V_{CC}$		1.9V			25	μΑ
	All other inputs (2)	V <sub>I</sub> = V <sub>CC</sub> or GND					0.2 0.4 0.5 0.5 25 ±10 200 40	
l <sub>OZ</sub>	QERR output	VO = V <sub>CC</sub> or GND		1.9V			±10	μΑ
	Static standby	RESET = GND		1.9V			200	μΑ
I <sub>CC</sub>	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	$I_0 = 0$	1.90			40	mA
	Dynamic operating – clock only	$\label{eq:RESET} \begin{split} \overline{\text{RESET}} &= \underline{V_{CC}}, \ V_{\text{I}} = V_{\text{IH}(AC)} \ \text{or} \ V_{\text{IL}(AC)}, \\ \text{CLK and } \overline{\text{CLK}} \ \text{switching 50\% duty} \\ \text{cycle} \end{split}$				45		μΑ/MHz
I <sub>CCD</sub>	Dynamic operating – per each data input, 1:1 configuration	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty	I <sub>O</sub> = 0	1.8V		43		μΑ clock MHz/D
	Dynamic operating – per each data input, 1:2 configuration	cycle, one data input switching at one-half clock frequency, 50% duty cycle	y 60		60	0.2 0.4 0.5 0.5 -5 25 ±10 200 40	input	
	Chip-select-enabled low-power active mode – clock only	$\label{eq:RESET} \begin{split} \overline{\text{RESET}} &= \underline{V_{CC}}, \ V_{I} = V_{IH(AC)} \ \text{or} \ V_{IL(AC)}, \\ \text{CLK and } \overline{\text{CLK}} \ \text{switching 50\% duty} \\ \text{cycle} \end{split}$				45		μA/MHz
I <sub>CCDL</sub> P	Chip-select-enabled low-power active mode - 1:1 configuration	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty	I <sub>O</sub> = 0	1.8V		2		μΑ clock
	Chip-select-enabled low-power active mode – 1:2 configuration	cycle, one data input switching at one-half clock frequency, 50% duty cycle				3		MHz/D input
	Data inputs, CSR, PAR_IN	$V_I = V_{REF} \pm 250 \text{ mV}$		1.8V	2.5	3	3.5	
$C_{l}$	CLK, CLK	$V_{ICR} = 0.9 \text{ V}, V_{I(PP)} = 600 \text{ mV}$			3	pF		
	RESET	V <sub>I</sub> = V <sub>CC</sub> or GND				4		

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 1.8 V,  $T_A$  = 25°C. (2) Each  $V_{REF}$  pin (A3 or T3) should be tested independently, with the other (untested) pin open.

**ISTRUMENTS** 



#### TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 and (1)

			MIN	MAX	UNIT
fclock	Clock freq	uency		410	MHz
tw	Pulse dura	ation, CLK, CLK high or low	1		ns
tact	Differentia	I inputs active time (2) 1.8 V Range		10	ns
tinact	Differentia	I inputs inactive time <sup>(3)</sup> 1.8 V Range		15	ns
		$\overline{\text{DCS}}$ before $\text{CLK}\uparrow$ , $\overline{\text{CLK}}\downarrow$ , $\overline{\text{CSR}}$ high; $\overline{\text{CSR}}$ before $\text{CLK}\uparrow$ , $\overline{\text{CLK}}\downarrow$ , $\overline{\text{DCS}}$ high	600		
	Setup	$\overline{\text{DCS}}$ before $\text{CLK}\uparrow$ , $\overline{\text{CLK}}\downarrow$ , $\overline{\text{CSR}}$ low	500		
L <sub>Su</sub>	time	DODT, DCKE, and Data before CLK↑, CLK↓	500		ps
		PAR_IN before CLK↑, CLK↓	500		
	Hold time	DCS, DODT, DCKE, and Data after CLK↑, CLK↓	400		200
t <sub>h</sub>	i ioid time	PAR_IN after CLK↑, CLK↓	400		ps

All inputs slew rate is 1 V/ns ± 20%.

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARA	METER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f <sub>max</sub>	See Figure 1	1.8 V Range			440		MHz
		1.5 V Range			410		
t <sub>pd</sub>	See Figure 4	1.8 V Range	CLK and CLK	DDO	0.5		ns
		1.5 V Range	- CLK and CLK	PPO	0.5	1.7	
t <sub>PLH</sub> <sup>(1)</sup>	Con Figure 2	1.8 V Range			1.0	3	20
	See Figure 3	1.5 V Range	CLK and CLK	QERR	1.2	5	ns
t <sub>PHL</sub> <sup>(1)</sup>	Con Figure 2	1.8 V Range	- CLK and CLK		1	0.4	20
	See Figure 3	1.5 V Range			1	2.4	ns
t <sub>RPHL</sub> (2)	See Figure 1	1.8 V Range		0		3	
		1.5 V Range	RESET	Q	•		
t <sub>RPHL</sub>	See Figure 4 1.8 V Range		RESET	DD0		0	ns
		1.5 V Range		PPO		3	
t <sub>RPLH</sub>	See Figure 4	1.8 V Range	DECET	OFFE		3	ns
		1.5 V Range	RESET	QERR			

This parameter is not included in production test and has to be considered as design goal only.

#### **OUTPUT SLEW RATES**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	V <sub>CC</sub> = 1.8 ±	UNIT	
FARAWETER	FROIVI	10	MIN	MAX	UNIT
dV/dt_r	20%	80%	1	4	V/ns
dV/dt_f	80%	20%	1	4	V/ns
$dV/dt\_\Delta^{(1)}$	20% or 80%	80% or 20%		1	V/ns

(1) Difference between dV/dt\_r (rising edge rate) and dV/dt\_f (falling edge rate).

16

V<sub>REF</sub> must be held at a valid input level, and data inputs must be held low for a minimum time of t<sub>act</sub> max, after RESET is taken high.

V<sub>REF</sub>, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of t<sub>inact</sub> max, after RESET is taken low.

Includes 350-ps test-load transmission-line delay.



SCAS851-APRIL 2009


### PARAMETER MEASUREMENT INFORMATION

### **PROPAGATION DELAY (Design Goal)**

PARA	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT	
t <sub>pdm</sub> <sup>(1)</sup>	1.8 V Range	CLK and CLK	0	1.1	1.5	20
	1.5 V Range	CLK and CLK	Q	1.3	1.7	ns
4 (1)	1.8 V Range	CLK and CLK	0		1.6	20
t <sub>pdmss</sub> ('')	1.5 V Range	CLK and CLK	Q		1.8	ns

<sup>(1)</sup> Includes 350 psi test-load transmission delay line







NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B.  $I_{CC}$  tested with clock and data inputs held at  $V_{CC}$  or GND, and  $I_{O} = 0$  mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise noted).
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $V_{REF} = V_{TT} = V_{CC}/2$
- F.  $V_{IH} = V_{REF} + 250$  mV (ac voltage levels) for differential inputs.  $V_{IH} = V_{CC}$  for LVCMOS input.
- G.  $V_{IL} = V_{REF} 250$  mV (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMOS input.
- H.  $V_{I(PP)} = 600 \text{ mV}$
- I. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.


Figure 1. Data Output Load Circuit and Voltage Waveforms





LOAD CIRCUIT
HIGH-TO-LOW SLEW-RATE MEASUREMENT



VOLTAGE WAVEFORMS
HIGH-TO-LOW SLEW-RATE MEASUREMENT








VOLTAGE WAVEFORMS
LOW-TO-HIGH SLEW-RATE MEASUREMENT

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ , input slew rate = 1 V/ns  $\pm$  20% (unless otherwise specified).

Figure 2. Data Output Slew-Rate Measurement Information






NOTES: A.  $C_L$  includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise noted).
- C.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 3. Error Output Load Circuit and Voltage Waveforms

<u>₩豐梅奶N7488TEB32866"供应商</u>



#### **LOAD CIRCUIT**



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise noted).
  - C.  $V_{REF} = V_{TT} = V_{CC}/2$
  - D.  $V_{IH} = V_{REF} + 250$  mV (ac voltage levels) for differential inputs.  $V_{IH} = V_{CC}$  for LVCMOS input.
  - E.  $V_{IL} = V_{REF} 250$  mV (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMOS input.
  - F.  $V_{I(PP)} = 600 \text{ mV}$
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 4. Partial-Parity-Out Load Circuit and Voltage Waveforms



#### **APPLICATION INFORMATION**

The typical values below are for standard raw cards. Test equipment used was the JEDEC register validation board using pattern 0x43, 0x4F, and 0x5A.


Table 1. Raw Card Values (1) (2)

RAW CARD	t <sub>pd</sub>	OVERSHOOT		
RAW CARD	MIN	MAX	OVERSHOOT	
A/F	1.2 ns	1.6 ns	140 mV	
B/G	1.3 ns	2.0 ns	430 mV	
C/H	1.3 ns	2.0 ns	430 mV	

- All values are valid under nominal conditions (1.8V) and minimum/maximum of typical signals on one typical DIMM.
- (2) Measurements include all jitter and ISI effects.

## SN74SSTEB32866 Used as a Single Device in the 1:1 Register Configuration; C0 = 0, C1 = 0

Register 1 of 1




<sup>&</sup>lt;sup>†</sup> This function holds the error for two cycles. For details, see the parity logic diagram.



www.指fogN74SSTEB32866"供应商

# Timing Diagram for SN74SSTEB32866 Used as a Single Device; C0 = 0, C1 = 0 (RESET Switches From L to H)




<sup>†</sup> After RESET is switched from low to high, all data and PAR\_IN input signals must be set and held low for a minimum time of t<sub>act</sub> max, to avoid false error.

<sup>‡</sup>If the data is clocked in on the n clock pulse, the QERR output signal will be generated on the n + 2 clock pulse, and it will be valid on the n + 3 clock pulse.



## Timing Diagram for SN74SSTEB32866 Used as a Single Device; C0 = 0, C1 = 0 (RESET = H)




<sup>†</sup> If the data is clocked in on the n clock pulse, the QERR output signal will be generated on the n + 2 clock pulse, and it will be valid on n + 3 clock pulse. If an error occurs and the QERR output is driven low, it stays latched low for a minimum of two clock cycles or until RESET is driven low.



<u>₩豐街®N74SSTEB32866"供应商</u>

# Timing Diagram for SN74SSTEB32866 Used as a Single Device; C0 = 0, C1 = 0 (RESET Switches From = H to L)




<sup>†</sup> After RESET is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) for a minimum time of t<sub>inact</sub> max.



## SN74SSTEB32866 Used in Pair in the 1:2 Register Configuration

Register 1 of 2 (1:2 Register-A Configuration); C0 = 0, C1 = 1




<sup>&</sup>lt;sup>†</sup> This function holds the error for two cycles. For details, see the parity logic diagram.



**\*\*室街\*5N74SSTEB32866"供应商** 

# Timing Diagram for the First SN74SSTEB32866 (1:2 Register-A Configuration) Device Used in Pair; C0 = 0, C1 = 1 (RESET Switches From L to H)




<sup>†</sup> After RESET is switched from low to high, all data and PAR\_IN input signals must be set and held low for a minimum time of t<sub>act</sub> max, to avoid false error.

 $<sup>^{\</sup>ddagger}$ If the data is clocked in on the n clock pulse, the  $\overline{\text{QERR}}$  output signal will be generated on the n + 1 clock pulse, and it will be valid on the n + 2 clock pulse.



# Timing Diagram for the First SN74SSTEB32866 (1:2 Register-A Configuration) Device Used in Pair; C0 = 0, C1 = 1 (RESET = H)




<sup>†</sup> If the data is clocked in on the n clock pulse, the QERR output signal will be generated on the n + 1 clock pulse, and it will be valid on n + 2 clock pulse. If an error occurs and the QERR output is driven low, it stays latched low for a minimum of two clock cycles or until RESET is driven low.



<u>₩響簡♥N74SSTEB32866"供应商</u>


# Timing Diagram for the First SN74SSTEB32866 (1:2 Register-A Configuration) Device Used in Pair; C0 = 0, C1 = 1 (RESET = Switches From H to L)



<sup>†</sup> After RESET is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) for a minimum time of t<sub>inact</sub> max.



# Timing Diagram for the Second SN74SSTEB32866 (1:2 Register-B Configuration) Device Used in Pair; C0 = 1, C1 = 1 (RESET = Switches From L to H)



<sup>†</sup> After RESET is switched from low to high, all data and PAR\_IN input signals must be set and held low for a minimum time of t<sub>act</sub> max, to avoid false error.

<sup>&</sup>lt;sup>‡</sup>PAR\_IN is driven from PPO of the first SN74SSTUB32866 device.


<sup>§</sup> If the data is clocked in on the n clock pulse, the QERR output signal will be generated on the n + 2 clock pulse, and it will be valid on the n + 3 clock pulse.



www.łsfogN74SSTEB32866"供应商

SCAS851-APRIL 2009

# Timing Diagram for the <u>Second SN74SSTEB32866</u> (1:2 Register-B Configuration) Device Used in Pair; C0 = 1, C1 = 1 (RESET = H)




<sup>&</sup>lt;sup>†</sup> PAR\_IN is driven from PPO of the first SN74SSTUB32866 device.

<sup>‡</sup>If the data is clocked in on the n clock pulse, the QERR output signal will be generated on the n + 2 clock pulse, and it will be valid on n + 3 clock pulse. If an error occurs and the QERR output is driven low, it stays latched low for a minimum of two clock cycles or until RESET is driven low.



# Timing Diagram for the Second SN74SSTEB32866 (1:2 Register-B Configuration) Device Used in Pair; C0 = 1, C1 = 1 (RESET = Switches From H to L)



<sup>&</sup>lt;sup>†</sup> After RESET is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) for a minimum time of t<sub>inact</sub> max.



#### PACKAGE OPTION ADDENDUM

查询"SN74SSTEB32866"供应商

18-May-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins P	ackage Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
SN74SSTEB32866ZWLR	ACTIVE	BGA	ZWL	96	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



查询"SN74SSTEB32866"供应商

7-Aug-2010

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74SSTEB32866ZWLR	BGA	ZWL	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1

查询"\$N74SSTEB32866"供应商

7-Aug-2010




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74SSTEB32866ZWLR	BGA	ZWL	96	1000	333.2	345.9	31.8

## ZWL (R-PBGA-N96)

## PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is lead-free. Refer to the 96 GWL package (drawing 4206045) for tin-lead (SnPb).



### 查询"SN74SSTEB32866"供应商

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps