


Power MOSFET



PRODUCT SUMMARY

V_{DS} (V)	- 50	
$R_{DS(on)}$ (Ω)	$V_{GS} = - 10$ V	0.70
Q_g (Max.) (nC)	9.1	
Q_{gs} (nC)	3.0	
Q_{gd} (nC)	5.9	
Configuration	Single	

DPAK
(TO-252)



IPAK
(TO-251)



P-Channel MOSFET

FEATURES

- Surface Mountable (Order as IRFR9012, SiHFR9012)
- Straight Lead Option (Order as IRFU9012, SiHFU9012)
- Repetitive Avalanche Ratings
- Dynamic dV/dt Rating
- Simple Drive Requirements
- Ease of Paralleling



RoHS*
Available
COMPLIANT

DESCRIPTION

The Power MOSFET technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of this latest "State of the Art" design achieves: very low on-state resistance combined with high transconductance; superior reverse energy and diode recovery dV/dt capability.

The Power MOSFET transistors also feature all of the well established advantages of MOSFET'S such as voltage control, very fast switching, ease of paralleling and temperature stability of the electrical parameters.

Surface mount packages enhance circuit performance by reducing stray inductances and capacitance. The DPAK (TO-252) surface mount package brings the advantages of Power MOSFET's to high volume applications where PC Board surface mounting is desirable. The surface mount option IRFR9012, SiHFR9012 is provided on 16 mm tape. The straight lead option IRFU9012, SiHFU9012 of the device is called the IPAK (TO-251).

They are well suited for applications where limited heat dissipation is required such as, computers and peripherals, telecommunication equipment, DC/DC converters, and a wide range of consumer products.

ORDERING INFORMATION

Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)
Lead (Pb)-free	IRFR9012PbF	IRFR9012TRPbF ^a	IRFR9012TRLPbF ^a	IRFU9012PbF
	SiHFR9012-E3	SiHFR9012T-E3 ^a	SiHFR9012TL-E3 ^a	SiHFU9012-E3
SnPb	IRFR9012	IRFR9012TR ^a	IRFR9012TRL ^a	IRFU9012
	SiHFR9012	SiHFR9012T ^a	SiHFR9012TL ^a	SiHFU9012

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V_{DS}	- 50	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	V_{GS} at - 10 V	$T_C = 25^\circ\text{C}$	A
		$T_C = 100^\circ\text{C}$	
Pulsed Drain Current ^a	I_{DM}	- 18	
Linear Derating Factor		0.20	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy ^b	E_{AS}	240	mJ
Repetitive Avalanche Current ^a	I_{AR}	- 5.3	A
Repetitive Avalanche Energy ^a	E_{AR}	2.5	mJ
Maximum Power Dissipation	P_D	25	W
		$T_C = 25^\circ\text{C}$	
Peak Diode Recovery dV/dt^c	dV/dt	5.8	V/ns
Operating Junction and Storage Temperature Range	T_J, T_{stg}	- 55 to + 150	$^\circ\text{C}$
Soldering Recommendations (Peak Temperature) ^d	for 10 s	300	

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 14).
- $V_{DD} = - 25$ V, starting $T_J = 25^\circ\text{C}$, $L = 9.7$ mH, $R_G = 25 \Omega$, peak $I_L = - 5.3$ A.
- $I_{SD} \leq - 5.3$ A, $dI/dt \leq - 80$ A/ μs , $V_{DD} \leq 40$ V, $T_J \leq 150^\circ\text{C}$, suggested $R_G = 24 \Omega$.
- 0.063" (1.6 mm) from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply



IRFR9012, IRFU9012, SiHFR9012, SiHFU9012



Vishay Siliconix IRFR9012, IRFU9012, SiHFR9012, SiHFU9012"供应商

THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R_{thJA}	-	-	110	°C/W
Case-to-Sink	R_{thCS}	-	1.7	-	
Maximum Junction-to-Case (Drain) ^a	R_{thJC}	-	-	5.0	

Note

a. Mounting pad must cover heatsink surface area.

SPECIFICATIONS $T_J = 25^\circ\text{C}$, unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = - 250 μA		- 50	-	-	V
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = - 250 μA		- 2.0	-	- 4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V		-	-	± 500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = max. rating, V _{GS} = 0 V		-	-	- 250	μA
		V _{DS} = 0.8 x max. rating, V _{GS} = 0 V, T _J = 125 °C		-	-	- 1000	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = - 10 V	I _D = - 2.8 A ^b	-	0.5	0.7	Ω
Forward Transconductance	g _{fs}	V _{DS} ≤ - 50 V, I _{DS} = - 2.8 A		1.1	1.7	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = - 25 V, f = 1.0 MHz, see fig. 9		-	240	-	pF
Output Capacitance	C _{oss}			-	160	-	
Reverse Transfer Capacitance	C _{rss}			-	30	-	
Total Gate Charge	Q _g	V _{GS} = - 10 V	I _D = - 4.7 A, V _{DS} = 0.8 x max. rating, see fig. 16 (Independent operating temperature)	-	6.1	9.1	nC
Gate-Source Charge	Q _{gs}			-	2.0	3.0	
Gate-Drain Charge	Q _{gd}			-	3.9	5.9	
Turn-On Delay Time	t _{d(on)}	V _{DD} = - 25 V, I _D = - 4.7 A, R _G = 24 Ω, R _D = 5.6 Ω, see fig. 15 (Independent operating temperature)		-	6.1	9.2	ns
Rise Time	t _r			-	47	71	
Turn-Off Delay Time	t _{d(off)}			-	13	20	
Fall Time	t _f			-	35	59	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact.		-	4.5	-	nH
Internal Source Inductance	L _S			-	7.5	-	
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 5.3	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	- 18	
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = - 5.3 A, V _{GS} = 0 V ^b		-	-	- 5.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = - 4.7 A, dI/dt = 100 A/μs ^b		33	75	160	ns
Body Diode Reverse Recovery Charge	Q _{rr}			0.090	0.22	0.52	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)					

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 14).
- Pulse width $\leq 300\text{ }\mu\text{s}$; duty cycle $\leq 2\%$.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 2 - Typical Transfer Characteristics




Fig. 5 - Typical Transconductance vs. Drain Current




Fig. 3 - Typical Saturation Characteristics




Fig. 6 - Typical Source-Drain Diode Forward Voltage




Fig. 7 - Breakdown Voltage vs. Temperature




Fig. 9 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 8 - Normalized On-Resistance vs. Temperature




Fig. 10 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 11 - Typical On-Resistance vs. Drain Current




Fig. 13 - Maximum Avalanche vs. Starting Junction Temperature




Fig. 12 - Maximum Drain Current vs. Case Temperature




Fig. 13b - Unclamped Inductive Test Circuit




Fig. 13c - Unclamped Inductive Waveforms




Fig. 14 - Maximum Effective Transient Thermal Impedance, Junction-to-Case vs. Pulse Duration




Fig. 15a - Switching Time Waveforms




Fig. 16a - Basic Gate Charge Waveform




Fig. 15b - Switching Time Test Circuit






Fig. 16b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



* $V_{GS} = -5\text{ V}$ for logic level and -3 V drive devices

Fig. 17 - For P-Channel



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.