## FAIRCHILD

SEMICONDUCTOR

# 74F148 8-Line to 3-Line Priority Encoder

### **General Description**

The F148 provides three bits of binary coded output representing the position of the highest order active input, along with an output indicating the presence of any active input. It is easily expanded via input and output enables to provide priority encoding over many bits.

### April 1988 Revised September 2000

### Features


- Encodes eight data lines in priority
- Provides 3-bit binary priority code
- Input enable capability
- Signals when data is present on any input
- Cascadable for priority encoding of n bits


### **Ordering Code:**

Order Number	Package Number	Package Description
74F148SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F148SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F148PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering cod

### **Logic Symbols**





### **Connection Diagram**



### **Truth Table**

Inputs						Outputs							
EI	Ī	Ī	$\overline{I}_2$	Ī <sub>3</sub>	Ī <sub>4</sub>	Ī <sub>5</sub>	Ī <sub>6</sub>	Ī <sub>7</sub>	GS	$\overline{A}_0$	$\overline{A}_1$	$\overline{A}_2$	EO
Н	Х	Х	Х	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н
L	н	н	Н	н	Н	Н	н	Н	н	н	н	Н	L
L	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	L	Н
L	Х	Х	Х	Х	Х	Х	L	Н	L	н	L	L	н
L	Х	Х	Х	Х	Х	L	н	Н	L	L	н	L	н
L	Х	Х	Х	Х	L	Н	Н	Н	L	Н	Н	L	Н
L	Х	Х	Х	L	Н	Н	н	Н	L	L	L	Н	н
L	Х	Х	L	н	Н	Н	н	Н	L	н	L	Н	н
L	Х	L	Н	н	Н	Н	н	Н	L	L	н	Н	н
L	L	н	Н	н	Н	Н	н	Н	L	н	н	Н	н

L = LOW Voltage Level

X = Immaterial

#### © 2000 Fairchild Semiconductor Corporation DS009480

### **Unit Loading/Fan Out**


<b>D</b> . <b>N</b>	<b>D</b> esistentia	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
Īo	Priority Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA	
$\overline{I}_1 - \overline{I}_7$	Priority Inputs (Active LOW)	1.0/2.0	20 μA/–1.2 mA	
EI	Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
EO	Enable Output (Active LOW)	50/33.3	–1 mA/20 mA	
GS	Group Signal Output (Active LOW)	50/33.3	–1 mA/20 mA	
$\overline{A}_0 - \overline{A}_2$	Address Outputs (Active LOW)	50/33.3	–1 mA/20 mA	

### **Functional Description**

The F148 8-input priority encoder accepts data from eight active LOW inputs  $(\overline{I}_0 - \overline{I}_7)$  and provides a binary representation on the three active LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A HIGH on the Enable Input ( $\overline{EI}$ ) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing erroneous information at the out-


puts.A Group Signal output ( $\overline{GS}$ ) and Enable Output ( $\overline{EO}$ ) are provided along with the three priority data outputs ( $\overline{A}_2$ ,  $\overline{A}_1$ ,  $\overline{A}_0$ ).  $\overline{GS}$  is active LOW when any input is LOW: this indicates when any input is active.  $\overline{EO}$  is active LOW when all inputs are HIGH. Using the Enable Output along with the Enable Input allows cascading for priority encoding on any number of input signals. Both  $\overline{EO}$  and  $\overline{GS}$  are in the inactive HIGH state when the Enable Input is HIGH.

### Logic Diagram



operations and should not be used to estimate propagation delays.

Application



### Absolute Maximum Ratings(Note 1)

o: <b>T</b>	0500 45000
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to $V_{CC}$
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

### **Recommended Operating** Conditions

Free Air Ambient Temperature Supply Voltage

74F148

 $0^{\circ}C$  to  $+70^{\circ}C$ +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

Symbol Parameter Min Max Conditions Тур Units Vcc Input HIGH Voltage 2.0 V Recognized as a HIGH Signal V<sub>IH</sub> Input LOW Voltage 0.8 ۷ Recognized as a LOW Signal V<sub>IL</sub> V<sub>CD</sub> Input Clamp Diode Voltage -1.2 V Min  $I_{IN} = -18 \text{ mA}$ 10% V<sub>CC</sub>  $I_{OH} = -1 \text{ mA}$ 25 Output HIGH VOH V Min 5%  $V_{CC}$  $I_{OH} = -1 \text{ mA}$ Voltage 2.7 10% V<sub>CC</sub> Output LOW V<sub>OL</sub> V  $I_{OL} = 20 \text{ mA}$ 0.5 Min Voltage Ι<sub>Η</sub> Input HIGH 5.0 μΑ Max  $V_{IN} = 2.7V$ Current Input HIGH Current I<sub>BVI</sub> 7.0 μΑ Max  $V_{IN} = 7.0V$ Breakdown Test ICEX Output High 50 μΑ Max  $V_{OUT} = V_{CC}$ Leakage Current V<sub>ID</sub> Input Leakage  $I_{ID}=1.9\;\mu A$ 4.75 V 0.0 All Other Pins Grounded Test Output Leakage  $V_{IOD} = 150 \text{ mV}$ IOD 3.75 μΑ 0.0 Circuit Current All Other Pins Grounded Input LOW -0.6  $V_{IN} = 0.5V \quad (\overline{I}_0, \overline{EI})$  $\mathsf{I}_{\mathsf{IL}}$ mΑ Max Current -1.2 mA  $V_{IN} = 0.5V$   $(\overline{I}_1 - \overline{I}_7)$ Output Short-Circuit Current -60 -150 mΑ Max  $V_{OUT} = 0V$ los I<sub>CCH</sub> Power Supply Current 35 mΑ Max  $V_0 = HIGH$  $V_0 = LOW$ 35 Max ICCL Power Supply Current mΑ

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay	3.0	7.0	9.0	3.0	10.0	ns	
t <sub>PHL</sub>	Ī <sub>n</sub> to Ā <sub>n</sub>	3.0	8.0	10.5	3.0	12.0		
t <sub>PLH</sub>	Propagation Delay	2.5	5.0	6.5	2.5	7.5	ns	
t <sub>PHL</sub>	In to EO	2.5	5.5	7.5	2.5	8.5		
t <sub>PLH</sub>	Propagation Delay	2.5	7.0	9.0	2.5	10.0		
t <sub>PHL</sub>	I <sub>n</sub> to GS	2.5	6.0	8.0	2.5	9.0	ns	
t <sub>PLH</sub>	Propagation Delay	2.5	6.5	8.5	2.5	9.5		
t <sub>PHL</sub>	EI to An	2.5	6.0	8.0	2.5	9.0	ns	
t <sub>PLH</sub>	Propagation Delay	2.5	5.0	7.0	2.5	8.0	ns	
t <sub>PHL</sub>	EI to GS	2.5	6.0	7.5	2.5	8.5		
t <sub>PLH</sub>	Propagation Delay	2.5	5.5	7.0	2.5	8.0		
t <sub>PHL</sub>	EI to EO	3.0	8.0	10.5	3.0	12.0	ns	

