RoHS

COMPLIANT

HALOGEN FREE




N-Channel 100-V (D-S) MOSFET

PRODUCT SUMMARY I_D (A) Silicon **Package** $V_{DS}(V)$ $R_{DS(on)}(\Omega)$ Q_g (Typ.) Limit Limit 0.0142 at $V_{GS} = 10 \text{ V}$ 100 60^a 50 nC

Package Drawing

www.vishav.com/doc?72945



Top surface is connected to pins 1, 5, 6, and 10

Ordering Information: SiE854DF-T1-E3 (Lead (Pb)-free)


SiE854DF-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- Ultra Low Thermal Resistance Using Top-Exposed PolarPAK® Package for Double-Sided Cooling
- Leadframe-Based New Encapsulated Package
 - Die Not Exposed
 - Same Layout Regardless of Die Size
- Low Q_{ad}/Q_{as} Ratio Helps Prevent Shoot-Through
- 100 % R_a and UIS Tested
- Compliant to RoHS directive 2002/95/EC

APPLICATIONS

- Primary Side Switch
- Half-Bridge



N-Channel MOSFET For Related Documents www.vishay.com/ppg?69824

Parameter Drain-Source Voltage Gate-Source Voltage		Symbol	Limit	Unit	
		V _{DS}	100	V	
		V _{GS}	± 20		
Continuous Drain Current (T _J = 150 °C)	T _C = 25 °C		64 (Silicon Limit) 60 ^a (Package Limit)		
	T _C = 70 °C	I _D	52		
	T _A = 25 °C		13.2 ^{b, c}		
	T _A = 70 °C		10.5 ^{b, c}	A	
Pulsed Drain Current		I _{DM}	60	153	
Continuous Source-Drain Diode Current	T _C = 25 °C		60 ^a	100	
	T _A = 25 °C	I _S	4.3 ^{b, c}	44.00	
Single Pulse Avalanche Current L = 0.1 mH		I _{AS}	40		
Single Pulse Avalanche Energy		E _{AS}	80	mJ	
Maximum Power Dissipation	T _C = 25 °C		125		
	T _C = 70 °C	P _D	80	w	
	$T_A = 25 ^{\circ}C$		5.2 ^{b, c}	VV	
	T _A = 70 °C		3.3 ^{b, c}		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150	°C	
Soldering Recommendations (Peak Temperature) ^{d, e}			260		

Notes:

- a. Package limited.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- See Solder Profile (www.vishay.com/doc?73257). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

SiE854DF

Vi**含halysiSane**Dhil供应商



THERMAL RESISTANCE RATINGS									
Parameter		Symbol	Typical	Maximum	Unit				
Maximum Junction-to-Ambient ^{a, b}	t ≤ 10 s	R_{thJA}	20	24					
Maximum Junction-to-Case (Drain Top)	Steady State	R _{thJC} (Drain)	0.8	1	°C/W				
Maximum Junction-to-Case (Source)a, c		R _{thJC} (Source)	2.2	2.7					

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Maximum under Steady State conditions is 68 °C/W.
- c. Measured at source pin (on the side of the package).

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA	100			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J. 050A		120		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 10			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	2.5		4.4	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 100 V, V _{GS} = 0 V			1		
		V _{DS} = 100 V, V _{GS} = 0 V, T _J = 55 °C			10	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	25			Α	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 13.2 \text{ A}$		0.0117	0.0142	Ω	
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 15 \text{ V}, I_D = 13.2 \text{ A}$		30		S	
Dynamic ^b					I.		
Input Capacitance	C _{iss}			3100		pF	
Output Capacitance	C _{oss}	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		250			
Reverse Transfer Capacitance	C _{rss}			95			
Total Gate Charge	Qa			50	75	nC	
Gate-Source Charge	Q_{gs}	$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 13.2 \text{ A}$		16			
Gate-Drain Charge	Q_{gd}			13			
Gate Resistance	R_{g}	f = 1 MHz		1	1.5	Ω	
Turn-On Delay Time	t _{d(on)}			15	25		
Rise Time	t _r	V_{DD} = 50 V, R_L = 5 Ω		10	15	ns	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		30	45		
Fall Time	t _f	•		10	15		
Drain-Source Body Diode Characteristic	s				I.		
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C		60		^	
Pulse Diode Forward Current ^a	I _{SM}				60	A	
Body Diode Voltage	V_{SD}	I _S = 10 A		0.8	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}	- -		70	110	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	1 10 A dl/dt 100 A/vo T 05 °C		195	300	nC	
Reverse Recovery Fall Time	t _a	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		56		ns	
Reverse Recovery Rise Time	t _b			14			


Notes

- a. Pulse test; pulse width \leq 300 $\mu s,$ duty cycle \leq 2 %
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





V_{DS} - Drain-to-Source Voltage (V)

Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics





V_{DS} - Drain-to-Source Voltage (V)


Capacitance




On-Resistance vs. Junction Temperature

Vi**含halysiSane**DFil供应商


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







Source-Drain Diode Forward Voltage







Single Pulse Power, Junction-to-Ambient




* V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Power Derating, Junction-to-Case

^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vi**含油炒SMeDFI**供应商

VISHAY.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case (Drain Top)



Normalized Thermal Transient Impedance, Junction-to-Source

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppq269824.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08 www.vishay.com