

# CY14B101L 1 Mbit (128K x 8) nvSRAM

#### Features


- 25 ns, 35 ns, and 45 ns Access Times
- Pin compatible with STK14CA8
- Hands off Automatic STORE on Power Down with only a small Capacitor

WWW.DZS

- STORE to QuantumTrap<sup>™</sup> Nonvolatile Elements is initiated by software, hardware, or AutoStore<sup>™</sup> on Power Down
- RECALL to SRAM initiated by Software or Power Up
- Unlimited READ, WRITE, and RECALL Cycles
- 200,000 STORE Cycles to QuantumTrap
- 20 year Data Retention at 55°C
- Single 3V +20%, -10% Operation
- Commercial and Industrial Temperature
- 32-pin (300 mil) SOIC and 48-pin (300 mil) SSOP packages
- RoHS Compliance

## **Functional Description**

The Cypress CY14B101L is a fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides unlimited read and write cycles, while independent, nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.





198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised April 20, 2009



# **Pinouts**

Figure 1.	Pin Diagram	- 32-Pin SOIC and	d 48-Pin SSOP
	· · · · · · · · · · · · · · · · · · ·		

$\begin{array}{c} V_{CAP} \\ A_{16} \\ a_{14} \\ A_{12} \\ a_{12} \\ a_{12} \\ a_{12} \\ a_{12} \\ a_{13} \\ a_{14} \\ a_{16} \\ a_{1$	2       31         3       30         4       29         5       28         6       27         7       26         8       25         9       24         10       23         11       22         12       21         13       20         14       19         15       18	Vcc $A_{15}$ HSB WE $A_{13}$ $A_8$ $A_9$ $A_{11}$ OE $A_{10}$ CE $DQ_7$ $DQ_6$ $DQ_5$ $DQ_4$	VCAP A16 A14 A14 A14 A14 A14 A14 A14 A14 A14 A14	1 O 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 22 23	Top View (not to scale)	48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26	Vcc At 55 VCC VC5 VC5 VC5 VC5 VC5 VC5 V
	15 18						

#### Table 1. Pin Definitions

Pin Name	Alt	I/O Type	Description
A <sub>0</sub> -A <sub>16</sub>		Input	Address Inputs. Used to select one of the 131,072 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>		Input or Output	Bidirectional Data IO Lines. Used as input or output lines depending on operation.
WE	W	Input	Write Enable Input, Active LOW. When the chip is enabled and $\overline{WE}$ is LOW, data on the IO pins is written to the specific address location.
CE	Ē	Input	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
OE	G	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the IO pins to tri-state.
V <sub>SS</sub>		Ground	Ground for the Device. The device is connected to ground of the system.
V <sub>CC</sub>		Power Supply	Power Supply Inputs to the Device.
HSB		Input or Output	Hardware Store Busy (HSB). When LOW, this output indicates a Hardware Store is in progress. When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin high if not connected (connection optional).
V <sub>CAP</sub>		Power Supply	AutoStore Capacitor. Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC		No Connect	No Connect. This pin is not connected to the die.



## **Device Operation**

The CY14B101L nvSRAM is made up of two functional components paired in the same physical cell. These are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation) or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture enables the storage and recall of all cells in parallel. During the STORE and RECALL operations, SRAM READ and WRITE operations are inhibited. The CY14B101L supports unlimited reads and writes similar to a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to one million STORE operations.

#### **SRAM** Read

The CY14B101L performs a READ cycle whenever  $\overline{CE}$  and  $\overline{OE}$  are LOW while WE and HSB are HIGH. The address specified on pins A<sub>0-16</sub> determines the 131,072 data bytes accessed. When the READ is initiated by an address transition, the outputs are valid after a delay of t<sub>AA</sub> (READ cycle 1). If the READ is initiated by CE or OE, the outputs are valid at t<sub>ACE</sub> or at t<sub>DOE</sub>, whichever is later (READ cycle 2). The data outputs repeatedly respond to address changes within the t<sub>AA</sub> access time without the need for transitions on any control input pins, and remains valid until another address change or until CE or OE is brought HIGH, or WE or HSB is brought LOW.

#### SRAM Write

<u>A WRITE cycle is performed whenever  $\overline{CE}$  and  $\overline{WE}$  are LOW and HSB is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{CE}$  or WE goes HIGH at the end of the cycle.</u>

The data on the common IO pins  $DQ_{0-7}$  are <u>written</u> into the memory if it has valid  $t_{SD}$ , before the end of a WE controlled WRITE or before the end of an CE controlled WRITE. Keep OE HIGH during the entire <u>WR</u>ITE cycle to avoid data bus contention on common IO lines. If OE is left LOW, internal circuitry turns off the output buffers  $t_{HZWE}$  after WE goes LOW.

## AutoStore Operation

The CY14B101L stores data to nvSRAM using one of three storage operations:


- 1. Hardware store activated by HSB
- 2. Software store activated by an address sequence
- 3. AutoStore on device power down

AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B101L.

During normal operation, the device draws current from V<sub>CC</sub> to charge a capacitor connected to the V<sub>CAP</sub> pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V<sub>CC</sub> pin drops below V<sub>SWITCH</sub>, the part automatically disconnects the V<sub>CAP</sub> pin from V<sub>CC</sub>. A STORE operation is initiated with power provided by the V<sub>CAP</sub> capacitor.

Figure 2 shows the proper connection of the storage capacitor  $(V_{CAP})$  for automatic store operation. Refer to the DC Electrical Characteristics on page 7 for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to 5V by a charge pump internal to the chip. A pull up is placed on WE to hold it inactive during power up.

#### Figure 2. AutoStore Mode



To reduce unnecessary nonvolatile stores, AutoStore and Hardware Store operations are ignored, unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. An optional pull-up resistor is shown connected to HSB. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

## Hardware STORE (HSB) Operation

The CY14B101L provides the HSB pin for controlling and acknowledging the STORE operations. The HSB pin is used to request a hardware STORE cycle. When the HSB pin is driven LOW, the CY14B101L conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle only begins if a WRITE to the <u>SRAM</u> takes place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver that is internally driven LOW to indicate a busy condition, while the STORE (initiated by any means) is in progress. This pin should be externally pulled up if it is used to drive other inputs.

SRAM READ and WRITE operations, that are in progress when HSB is driven LOW by any means, are given time to complete before the STORE operation is initiated. After HSB goes LOW, the CY14B101L continues SRAM operations for t<sub>DELAY</sub>. During t<sub>DELAY</sub>, multiple SRAM <u>READ</u> operations take place. If a WRITE is in progress when HSB is pulled LOW, it allows a time, t<sub>DELAY</sub> to complete. However, any SRAM <u>WRITE</u> cycles requested after HSB goes LOW are inhibited until HSB returns HIGH.

If HSB is not used, it is left unconnected.



## Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{CC} < V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes t<sub>HRECALL</sub> to complete.

## Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B101L software STORE cycle is initiated by executing sequential CE controlled READ cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed followed by a program of the nonvolatile elements. When a STORE cycle is initiated, input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence. If they intervene, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following READ sequence is performed:

- 1. Read address 0x4E38, Valid READ
- 2. Read address 0xB1C7, Valid READ
- 3. Read address 0x83E0, Valid READ
- 4. Read address 0x7C1F, Valid READ
- 5. Read address 0x703F, Valid READ
- 6. Read address 0x8FC0, Initiate STORE cycle

<u>The</u> software sequence is clocked with  $\overline{CE}$  controlled READs or  $\overline{OE}$  controlled READs. When the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. It is important that READ cycles and not <u>WRITE</u> cycles are used in the sequence. It is not necessary that  $\overline{OE}$  is LOW for a valid sequence. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is again activated for READ and WRITE operation.

## Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of CE controlled READ operations is performed:

- 1. Read address 0x4E38, Valid READ
- 2. Read address 0xB1C7, Valid READ
- 3. Read address 0x83E0, Valid READ
- 4. Read address 0x7C1F, Valid READ
- 5. Read address 0x703F, Valid READ
- 6. Read address 0x4C63, Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared, and then the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is once again ready for READ and WRITE operations. The RECALL operation does not alter the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

## **Data Protection**

The CY14B101L protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}$ .

If the CY14B101L is in a WRITE mode (both  $\overline{CE}$  and  $\overline{WE}$  are low) at power up after a RECALL or after a STORE, the WRITE is inhibited until a negative transition on CE or WE is detected. This protects against inadvertent writes during power up or brown out conditions.

#### **Noise Considerations**


The CY14B101L is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1  $\mu F$  connected between  $V_{CC}$  and  $V_{SS}$ , using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduce circuit noise.

## Low Average Active Power

CMOS technology provides the CY14B101L the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 3 shows the relationship between  $I_{CC}$  and READ or WRITE cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, VCC = 3.6V, 100% duty cycle on chip enable). Only standby current is drawn when the chip is disabled. The overall average current drawn by the CY14B101L depends on the following items:

- The duty cycle of chip enable
- The overall cycle rate for accesses
- The ratio of READs to WRITEs
- CMOS versus TTL input levels
- The operating temperature
- The V<sub>CC</sub> level
- IO loading

#### Figure 3. Current Versus Cycle Time





## **Preventing Store**

Disable the AutoStore function by initiating an AutoStore Disable sequence. A sequence of READ operations is performed in a manner similar to the software STORE initiation. To initiate the <u>AutoStore Disable sequence</u>, perform the following sequence of CE controlled READ operations:

- 1. Read Address 0x4E38 Valid READ
- 2. Read Address 0xB1C7 Valid READ
- 3. Read Address 0x83E0 Valid READ
- 4. Read Address 0x7C1F Valid READ
- 5. Read Address 0x703F Valid READ
- 6. Read Address 0x8B45 AutoStore Disable

Re-enable the AutoStore by initiating an AutoStore Enable sequence. A sequence of READ operations is performed in a manner similar to the software RECALL initiation. To initiate the <u>AutoStore Enable sequence</u>, perform the following sequence of CE controlled READ operations:

- 1. Read Address 0x4E38 Valid READ
- 2. Read Address 0xB1C7 Valid READ
- 3. Read Address 0x83E0 Valid READ
- 4. Read Address 0x7C1F Valid READ
- 5. Read Address 0x703F Valid READ
- 6. Read Address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) is issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

#### **Best Practices**

nvSRAM products have been used effectively for over 15 years. While ease of use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on must always program a unique NV pattern (for example, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state. While the nvSRAM is shipped in a preset state, the best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, and so on).
- If AutoStore is firmware disabled, it does not reset to "autostore enabled" on every power down event captured by the nvSRAM. The application firmware should re-enable or re-disable autostore on each reset sequence based on the behavior desired.
- The V<sub>CAP</sub> value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum V<sub>CAP</sub> value because higher inrush currents may reduce the reliability of the internal pass transistor. Customers that want to use a larger V<sub>CAP</sub> value to make sure there is extra store charge should discuss their V<sub>CAP</sub> size selection with Cypress to understand any impact on the Vcap voltage level at the end of a t<sub>RECALL</sub> period.



#### Table 2. Hardware Mode Selection

CE	WE	OE	$A_{15} - A_0$	Mode	IO	Power
н	Х	Х	Х	Not Selected	Output High Z	Standby
L	Н	L	Х	Read SRAM	Output Data	Active <sup>[3]</sup>
L	L	Х	Х	Write SRAM	Input Data	Active
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data Output Data Output Data Output Data Output Data Output Data Output Data	Active <sup>[1, 2, 3]</sup>
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data Output Data Output Data Output Data Output Data Output Data Output Data	Active <sup>[1, 2, 3]</sup>
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store	Output Data Output Data Output Data Output Data Output Data Output High Z	Active I <sub>CC2</sub> <sup>[1, 2, 3]</sup>
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output High Z	Active <sup>[1, 2, 3]</sup>

Notes

- The six consecutive address locations are in the order listed. WE is HIGH during all six cycles to enable a nonvolatile cycle.
   While there are 17 address lines on the CY14B101L, only the lower 16 lines are used to control software modes.
   IO state depends on the state of OE. The IO table shown is based on OE Low.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on $V_{CC}$ Relative to GND–0.5V to 4.1V
Voltage Applied to Outputs in High Z State–0.5V to $V_{CC}$ + 0.5V
Input Voltage0.5V to Vcc + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential–2.0V to $V_{CC}$ + 2.0V

Package Power Dissipation Capability ( $T_A = 25^{\circ}C$ ) 1.0W
Surface Mount Lead Soldering Temperature (3 Seconds)+260°C
DC output Current (1 output at a time, 1s duration) 15 mA
Static Discharge Voltage > 2001V (MIL-STD-883, Method 3015)
Latch Up Current > 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	2.7V to 3.6V
Industrial	-40°C to +85°C	2.7V to 3.6V

## **DC Electrical Characteristics**

Over the operating range (V<sub>CC</sub> = 2.7V to 3.6V)  $^{[4, 5]}$ 

Parameter	neter Description Test Conditions			Min	Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	$t_{RC}$ = 25 ns $t_{RC}$ = 35 ns $t_{RC}$ = 45 ns	Commercial		65 55 50	mA mA
		Dependent on output loading and cycle rate. Values obtained without output loads. I <sub>OUT</sub> = 0 mA.	Industrial		70 60 55	mA mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All Inputs Do Not Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>			6	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>RC</sub> = 200 ns, 5V, 25°C Typical	$\overline{\text{WE}} \ge (\text{V}_{\text{CC}} - 0.2\text{V})$ . All other inputs cycling. Dependent on output loading and cycle rate. Values obtained without output loads.			10	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during AutoStore Cycle	All Inputs Do Not Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>			3	mA
I <sub>SB</sub>	V <sub>CC</sub> Standby Current	$\overline{CE} \ge (V_{CC} - 0.2V)$ . All others $V_{IN} \le 0.2V$ or $\ge ($ Standby current level after nonvolatile cycle is Inputs are static. f = 0 MHz.		3	mA	
I <sub>IX</sub>	Input Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$		-1	+1	μΑ
I <sub>OZ</sub>	Off State Output Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}, \overline{CE} \text{ or } \overline{OE} \ge V_{IH}$	or $\overline{WE} \leq V_{IL}$	-1	+1	μΑ
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage			$V_{SS} - 0.5$	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	$I_{OUT} = -2 \text{ mA}$		2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 4 mA			0.4	V
V <sub>CAP</sub>	Storage Capacitor	Between V <sub>CAP</sub> pin and Vss, 6V rated.		17	120	uF

Notes 4. The HSB pin has  $I_{OUT} = -10 \ \mu A$  for  $V_{OH}$  of 2.4 V. This parameter is characterized but not tested. 5.  $V_{IH}$  changes by 100 mV when  $V_{CC} > 3.5V$ .



## **Data Retention and Endurance**

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data Retention at 55°C	20	Years
NV <sub>C</sub>	Nonvolatile STORE Operations	200	К

## Capacitance

In the following table, the capacitance parameters are listed.<sup>[6]</sup>


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_{A} = 25^{\circ}C, f = 1 \text{ MHz},$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 0$ to 3.0V	7	pF


#### Thermal Resistance

In the following table, the thermal resistance parameters are listed.<sup>[6]</sup>

Parameter	Description	Test Conditions	32-SOIC	48-SSOP	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures for measuring thermal impedance, per	33.64	32.9	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	EIA / JESD51.	13.6	16.35	°C/W

#### Figure 4. AC Test Loads





# **AC Test Conditions**

Input Pulse Levels	0V to 3V
Input Rise and Fall Times (10% to 90%)	<u>&lt;</u> 5 ns
Input and Output Timing Reference Levels	1.5V

<sup>6.</sup> These parameters are guaranteed by design and are not tested.



# **AC Switching Characteristics**

#### **SRAM Read Cycle**

Parameter			25	ns	35	ns	45 ns		
Cypress Parameter	Alt	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>ACE</sub>	t <sub>ELQV</sub>	Chip Enable Access Time		25		35		45	ns
t <sub>RC</sub> <sup>[7]</sup>	t <sub>AVAV</sub> , t <sub>ELEH</sub>	Read Cycle Time	25		35		45		ns
t <sub>AA</sub> <sup>[8]</sup>	t <sub>AVQV</sub>	Address Access Time		25		35		45	ns
t <sub>DOE</sub>	t <sub>GLQV</sub>	Output Enable to Data Valid		12		15		20	ns
t <sub>OHA</sub> <sup>[8]</sup>	t <sub>AXQX</sub>	Output Hold After Address Change	3		3		3		ns
t <sub>LZCE</sub> <sup>[9]</sup>	t <sub>ELQX</sub>	Chip Enable to Output Active	3		3		3		ns
t <sub>HZCE</sub> <sup>[9]</sup>	t <sub>EHQZ</sub>	Chip Disable to Output Inactive		10		13		15	ns
t <sub>LZOE</sub> <sup>[9]</sup>	t <sub>GLQX</sub>	Output Enable to Output Active	0		0		0		ns
t <sub>HZOE</sub> <sup>[9]</sup>	t <sub>GHQZ</sub>	Output Disable to Output Inactive		10		13		15	ns
t <sub>PU</sub> <sup>[6]</sup>	t <sub>ELICCH</sub>	Chip Enable to Power Active	0		0		0		ns
t <sub>PD</sub> <sup>[6]</sup>	t <sub>EHICCL</sub>	Chip Disable to Power Standby		25		35		45	ns

# **Switching Waveforms**







Figure 6. SRAM Read Cycle 2:  $\overline{CE}$  and  $\overline{OE}$  Controlled <sup>[7, 10]</sup>



Notes
7. WE and HSB must be HIGH during SRAM READ cycles.
8. Device is continuously selected with CE and OE both Low.
9. Measured ±200 mV from steady state output voltage.
10. HSB must remain high during READ and WRITE cycles.




#### **SRAM Write Cycle**


arameter		25	25 ns		35 ns		45 ns	
Alt	Description	Min Max		Min	Max	Min	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time	25		35		45		ns
t <sub>WLWH</sub> , t <sub>WLEH</sub>	Write Pulse Width	20		25		30		ns
t <sub>ELWH</sub> , t <sub>ELEH</sub>	Chip Enable To End of Write	20		25		30		ns
t <sub>DVWH</sub> , t <sub>DVEH</sub>	Data Setup to End of Write	10		12		15		ns
t <sub>WHDX</sub> , t <sub>EHDX</sub>	Data Hold After End of Write	0		0		0		ns
t <sub>AVWH</sub> , t <sub>AVEH</sub>	Address Setup to End of Write	20		25		30		ns
t <sub>AVWL</sub> , t <sub>AVEL</sub>	Address Setup to Start of Write	0		0		0		ns
t <sub>WHAX</sub> , t <sub>EHAX</sub>	Address Hold After End of Write	0		0		0		ns
t <sub>WLQZ</sub>	Write Enable to Output Disable		10		13		15	ns
t <sub>WHQX</sub>	Output Active After End of Write	3		3		3		ns
	Alt t <sub>AVAV</sub> t <sub>WLWH</sub> , t <sub>WLEH</sub> t <sub>ELWH</sub> , t <sub>ELEH</sub> t <sub>DVWH</sub> , t <sub>DVEH</sub> t <sub>WHDX</sub> , t <sub>EHDX</sub> t <sub>AVWH</sub> , t <sub>AVEH</sub> t <sub>AVWL</sub> , t <sub>AVEL</sub> t <sub>WHAX</sub> , t <sub>EHAX</sub> t <sub>WLQZ</sub>	Alt         Description           t <sub>AVAV</sub> Write Cycle Time           t <sub>WLWH</sub> , t <sub>WLEH</sub> Write Pulse Width           t <sub>ELWH</sub> , t <sub>ELEH</sub> Chip Enable To End of Write           t <sub>DVWH</sub> , t <sub>DVEH</sub> Data Setup to End of Write           t <sub>WHDX</sub> , t <sub>EHDX</sub> Data Hold After End of Write           t <sub>AVWH</sub> , t <sub>AVEH</sub> Address Setup to End of Write           t <sub>AVWL</sub> , t <sub>AVEL</sub> Address Setup to Start of Write           t <sub>WHAX</sub> , t <sub>EHAX</sub> Address Hold After End of Write           t <sub>WLQZ</sub> Write Enable to Output Disable	Alt         Description           t <sub>AVAV</sub> Write Cycle Time         25           t <sub>WLWH</sub> , t <sub>WLEH</sub> Write Pulse Width         20           t <sub>ELWH</sub> , t <sub>ELEH</sub> Chip Enable To End of Write         20           t <sub>DVWH</sub> , t <sub>DVEH</sub> Data Setup to End of Write         10           t <sub>WHDX</sub> , t <sub>EHDX</sub> Data Hold After End of Write         0           t <sub>AVWL</sub> , t <sub>AVEH</sub> Address Setup to End of Write         0           t <sub>AVWL</sub> , t <sub>AVEL</sub> Address Setup to Start of Write         0           t <sub>WHAX</sub> , t <sub>EHAX</sub> Address Hold After End of Write         0           t <sub>WLQZ</sub> Write Enable to Output Disable         0	AltDescriptionMinMaxt_AVAVWrite Cycle Time25t_MUWH, t_WLEHWrite Pulse Width20t_ELWH, t_ELEHChip Enable To End of Write20t_DVWH, t_DVEHData Setup to End of Write10t_WHDX, t_EHDXData Hold After End of Write0t_AVWH, t_AVEHAddress Setup to End of Write0t_AVWL, t_AVELAddress Setup to Start of Write0t_WHAX, t_EHAXAddress Hold After End of Write0t_WLQZWrite Enable to Output Disable10	AltDescriptionMinMaxMint_AVAVWrite Cycle Time2535t_MUWH, t_WLEHWrite Pulse Width2025t_ELWH, t_ELEHChip Enable To End of Write2025t_DVWH, t_DVEHData Setup to End of Write1012t_WHDX, t_EHDXData Hold After End of Write00t_AVWH, t_AVEHAddress Setup to End of Write00t_AVWH, t_AVEHAddress Setup to Start of Write00t_WHAX, t_EHAXAddress Hold After End of Write00t_WLQZWrite Enable to Output Disable1010	AltDescriptionMinMaxMinMaxt_{AVAVWrite Cycle Time253535t_WLWH, t_WLEHWrite Pulse Width202525t_ELWH, t_ELEHChip Enable To End of Write202525t_DVWH, t_DVEHData Setup to End of Write101212t_WHDX, t_EHDXData Hold After End of Write000t_AVWH, t_AVEHAddress Setup to End of Write000t_AVWL, t_AVELAddress Setup to Start of Write000t_WHAX, t_EHAXAddress Hold After End of Write0013t_WLQZWrite Enable to Output Disable101313	AltDescriptionMinMaxMinMaxMint_{AVAVWrite Cycle Time253545t_WLWH, t_WLEHWrite Pulse Width202530t_ELWH, t_ELEHChip Enable To End of Write202530t_DVWH, t_DVEHData Setup to End of Write101215t_WHDX, t_EHDXData Hold After End of Write000t_AVWH, t_AVEHAddress Setup to End of Write000t_AVWL, t_AVELAddress Setup to End of Write000t_AVWL, t_AVELAddress Setup to Start of Write000t_WHAX, t_EHAXAddress Hold After End of Write000t_WHAX, t_EHAXAddress Hold After End of Write000t_WLQZWrite Enable to Output Disable10130	AltDescriptionMinMaxMinMaxMinMaxt_{AVAVWrite Cycle Time253545t_WLWH, t_WLEHWrite Pulse Width202530t_ELWH, t_ELEHChip Enable To End of Write202530t_DVWH, t_DVEHData Setup to End of Write101215t_WHDX, t_EHDXData Hold After End of Write000t_AVWH, t_AVEHAddress Setup to End of Write202530t_AVWL, t_AVEHAddress Setup to End of Write000t_AVWL, t_AVELAddress Setup to End of Write000t_WHAX, t_EHAXAddress Hold After End of Write000t_WHAX, t_EHAXAddress Hold After End of Write000t_WLQZWrite Enable to Output Disable101315

## **Switching Waveforms**





# Figure 8. SRAM Write Cycle 2: $\overline{CE}$ and $\overline{OE}$ Controlled <sup>[11, 12]</sup>



 $\begin{array}{l} \textbf{Notes} \\ \textbf{11. If } \overline{WE} \text{ is } Low \text{ when } \overline{CE} \text{ goes } Low, \text{ the outputs remain in the high impedance state.} \\ \textbf{12. } \overline{CE} \text{ or } \overline{WE} \text{ must be greater than } V_{\text{IH}} \text{ during address transitions.} \end{array}$ 




## AutoStore or Power Up RECALL

Parameter	Alt	Description	CY14	Unit	
Farameter	All	Description	Min	Мах	Onit
t <sub>HRECALL</sub> <sup>[13]</sup>	t <sub>RESTORE</sub>	Power up RECALL Duration		20	ms
t <sub>STORE</sub> [14, 15]	t <sub>HLHZ</sub>	STORE Cycle Duration		12.5	ms
V <sub>SWITCH</sub>		Low Voltage Trigger Level		2.65	V
t <sub>VCCRISE</sub>		V <sub>CC</sub> Rise Time	150		μs

## **Switching Waveforms**





Note Read and Write cycles are ignored during STORE, RECALL, and while Vcc is below  $\mathrm{V}_{\mathrm{SWITCH}}$ 

#### Notes

- 13. t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
   14. If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place.
   15. Industrial Grade devices requires 15 ms max.



## Software Controlled STORE/RECALL Cycle

The software controlled STORE/RECALL cycle follows. <sup>[16, 17]</sup>

Parameter	Alt	Description	25 ns 35 n		ns	45 ns		Unit	
Farameter		Description	Min	Max	Min	Max	Min	Max	Onit
t <sub>RC</sub> <sup>[17]</sup>	t <sub>AVAV</sub>	STORE/RECALL Initiation Cycle Time	25		35		45		ns
t <sub>SA</sub>	t <sub>AVEL</sub>	Address Setup Time	0		0		0		ns
t <sub>CW</sub>	t <sub>ELEH</sub>	Clock Pulse Width	20		25		30		ns
t <sub>HA</sub>	t <sub>GHAX,</sub> t <sub>ELAX</sub>	Address Hold Time	1		1		1		ns
t <sub>RECALL</sub>		RECALL Duration		120		120		120	μS

#### **Switching Waveforms**







Figure 11. OE Controlled Software STORE/RECALL Cycle [17]



#### Notes

The software sequence is clocked on the falling edge of CE controlled READs or OE controlled READs.
 The six consecutive addresses must be read in the order listed in the Mode Selection table. WE must be HIGH during all six consecutive cycles.




## Hardware STORE Cycle


Parameter	A 14	Alt Description		CY14B101L		
Farameter	Alt Description		Min	Max	Unit	
t <sub>PHSB</sub>	t <sub>HLHX</sub>	Hardware STORE Pulse Width	15		ns	
t <sub>DELAY</sub> <sup>[18]</sup>	t <sub>HLQZ</sub> , t <sub>BLQZ</sub>	Time Allowed to Complete SRAM Cycle	1	70	μS	
t <sub>ss</sub> <sup>[19, 20]</sup>		Soft Sequence Processing Time		70	US	

## **Switching Waveforms**










#### Notes

18. On a hardware STORE initiation, SRAM operation continues to be enabled for time t<sub>DELAY</sub> to allow read and write cycles to complete.
 19. This is the amount of time to take action on a soft sequence command. Vcc power must remain high to effectively register command.

20. Commands such as Store and Recall lock out I/O until operation is complete which further increases this time. See specific command.



# Part Numbering Nomenclature



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B101L-SZ25XCT	CY14B101L-SZ25XCT 51-85127		Commercial
	CY14B101L-SZ25XC	51-85127	32-pin SOIC	
	CY14B101LL-SP25XCT	51-85061	48-pin SSOP	
	CY14B101LL-SP25XC	51-85061	48-pin SSOP	
	CY14B101L-SZ25XIT	51-85127	32-pin SOIC	Industrial
	CY14B101L-SZ25XI	51-85127	32-pin SOIC	
	CY14B101L-SP25XIT	51-85061	48-pin SSOP	
	CY14B101L-SP25XI	51-85061	48-pin SSOP	
35	CY14B101L-SZ35XCT	51-85127	32-pin SOIC	Commercial
	CY14B101L-SZ35XC	51-85127	32-pin SOIC	
	CY14B101L-SP35XCT	51-85061	48-pin SSOP	
	CY14B101L-SP35XC	51-85061	48-pin SSOP	
	CY14B101L-SZ35XIT	51-85127	32-pin SOIC	Industrial
	CY14B101L-SZ35XI	51-85127	32-pin SOIC	
	CY14B101L-SP35XIT	235XIT 51-85061 48-pin SSOP		
	CY14B101L-SP35XI	51-85061	48-pin SSOP	





## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY14B101L-SZ45XCT	51-85127	32-pin SOIC	Commercial
	CY14B101L-SZ45XC	51-85127	32-pin SOIC	
	CY14B101L-SP45XCT	51-85061	48-pin SSOP	
	CY14B101L-SP45XC	51-85061	48-pin SSOP	
	CY14B101L-SZ45XIT	51-85127	32-pin SOIC	Industrial
	CY14B101L-SZ45XI	51-85127	32-pin SOIC	
	CY14B101L-SP45XIT	51-85061	48-pin SSOP	
	CY14B101L-SP45XI	51-85061	48-pin SSOP	

All parts are Pb-free. The above table contains Final information. Please contact your local Cypress sales representative for availability of these parts

## **Package Diagrams**






51-85127-\*A



# Package Diagrams (continued)







# **Document History Page**

Docume Docume	Document Title: CY14B101L 1 Mbit (128K x 8) nvSRAM Document Number: 001-06400							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change				
**	425138	TUP	See ECN	New data sheet				
*A	437321	TUP	See ECN	Show data sheet on External Web				
*В	471966	TUP	See ECN	Changed I <sub>CC3</sub> from 5 mA to 10 mA Changed ISB from 2 mA to 3 mA Changed V <sub>IH(min)</sub> from 2.2V to 2.0V Changed t <sub>RECALL</sub> from 40 $\mu$ s to 50 $\mu$ s Changed Endurance from 1 million Cycles to 500K Cycles Changed Data Retention from 100 years to 20 years Added Soft Sequence Processing Time Waveform Updated Part Numbering Nomenclature and Ordering Information				
*C	503272	PCI	See ECN	Changed from Advance to Preliminary Changed the term "Unlimited" to "Infinite" Changed Endurance from 500K Cycles to 200K Cycles Added temperature specification to Data Retention - 20 years at 55°C Removed Icc <sub>1</sub> values from the DC table for 25 ns and 35 ns industrial grade Changed Icc <sub>2</sub> value from 3 mA to 6 mA in the DC table Added a footnote on $V_{IH}$ Changed $V_{SWITCH(min)}$ from 2.55V to 2.45V Added footnote 17 related to using the software command Updated Part Nomenclature Table and Ordering Information Table				
*D	597002	TUP	See ECN	Removed V <sub>SWITCH(min)</sub> specification from the AutoStore/Power Up RE-CALL table Changed t <sub>GLAX</sub> specification from 20 ns to 1 ns Added t <sub>DELAY(max)</sub> specification of 70 $\mu$ s in the hardware STORE cycle table Removed t <sub>HLBL</sub> specification Changed t <sub>SS</sub> specification from 70 $\mu$ s (min) to 70 $\mu$ s (max) Changed V <sub>CAP(max)</sub> from 57 $\mu$ F to 120 $\mu$ F				
*E	688776	VKN	See ECN	Added footnote related to HSB Changed t <sub>GLAX</sub> to t <sub>GHAX</sub>				
*F	1349963	UHA/SFV	See ECN	Changed from Preliminary to Final Updated Ordering Information table				
*G	2427986	GVCH	See ECN	Move to external web				
*H	2546756	GVCH/AESA	08/01/2008	Aligned part number nomenclature Corrected typo in ordering information Changed pin definition of NC pin Updated data sheet template				



\_\_\_\_

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*	2625139	GVCH/PYRS	01/30/09	Updated "features" Added data retention at $55^{\circ}$ C Updated WE pin description Added best practices Added I <sub>CC1</sub> spec for 25ns and 35ns access speed for industrial temper- ate Updated V <sub>IH</sub> from Vcc+0.3 to Vcc+0.5 Removed footnote 4 and 5 Added Data retention and Endurance Table Added Thermal resistance values Changed parameter t <sub>AS</sub> to t <sub>SA</sub> Changed t <sub>RECALL</sub> from 50us to 120us (Including t <sub>ss</sub> of 70us) Renamed t <sub>GLAX</sub> to t <sub>HA</sub> Updated figure 11 and 12 Renamed t <sub>HLHX</sub> to t <sub>PHSB</sub> Updated Figure 13
*J	2695908	GVCH/AESA	04/20/2009	Removed part numbers CY14B101L-SP25XC and CY14B101L-SP25XCT Added part numbers CY14B101LL-SP25XC and CY14B101LL-SP25XCT

----

#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales

Products		<b>PSoC Solutions</b>	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2006-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-06400 Rev. \*J

#### Revised April 20, 2009

Page 18 of 18

AutoStore and QuantumTrap are registered trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.