

### **General Description**

The MAX7316 I<sup>2</sup>C/SMBus™-compatible serial interfaced peripheral provides microprocessors with eight additional I/O ports plus one output-only port and one input-only port. Each I/O port can be individually configured as either an open-drain current-sinking output rated to 50mA at 5.5V or as a logic input with transition detection. The output-only port can also be assigned as an interrupt output for transition detection. The outputs are capable of driving LEDs, or can provide logic outputs with external resistive pullup up to 5.5V.

Eight-bit PWM current control is available for all nine output ports. Four bits are global control and apply to all LED outputs to provide coarse adjustment of current from fully off to fully on in 14 intensity steps. Additionaly each output then has individual 4-bit control, which further divides the globally set current into 16 more steps. Alternatively, the current control can be configured as a single 8-bit control that sets all outputs at once.

Each output has independent blink timing with two blink phases. LEDs can be individually set to be on or off during either blink phase or to ignore the blink control. The blink period is controlled by an external clock input (up to 1kHz) on BLINK or by a register. The BLINK input can also be used as a logic control to turn the LEDs on and off, or as a general-purpose input.


The MAX7316 is controlled through a 2-wire serial interface, and can be set to one of four I2C addresses.

## **Applications**

LCD Backlights LED Status Indication Relay Drivers

Keypad Backlights **RGB LED Drivers** System I/O Ports

## Pin Configurations




#### Features

- ♦ 400kbps, 2-Wire Serial Interface, 5.5V Tolerant
- ♦ 2V to 3.6V Operation
- ♦ Overall 8-Bit PWM LED Intensity Control **Global 16-Step Intensity Control** Plus Individual 16-Step Intensity Controls
- ♦ 2-Phase LED Blinking
- ♦ High Output Current (50mA max Per Port)
- ♦ Outputs are 5.5V-Rated Open Drain
- ♦ Inputs are Overvoltage Protected to 5.5V
- **♦ Transition Detection with Interrupt Output**
- ♦ RST Input Clears Serial Interface and Restores **Power-Up Default State**
- ♦ Low Standby Current (1.2µA (typ), 3.3µA (max))
- ♦ Tiny 3mm x 3mm, Thin QFN Package
- ♦ -40°C to +125°C Temperature Range

### **Ordering Information**

PART	TEMP	PIN-	TOP
PARI	RANGE	PACKAGE	MARK
MAX7316ATE	-40°C to +125°C	16 Thin QFN 3mm x 3mm x 0.8mm	AAV
MAX7316AEE	-40°C to +125°C	16 QSOP	_

## Typical Application Circuit



Purchase of I<sup>2</sup>C components of Maxim Integrated Products, Inc., or one of its sublicensed Associated Companies, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. SMBus is a trademark of Intel Corp.

MIXIM

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

Voltage (with respect to GND)	
V+	
SCL, SDA, ADO, BLINK, RST, P0-P7	0.3V to +6V
ĪNT/08	0.3V to +8V
DC Current on P0-P7, INT/O8	55mA
DC Current on SDA	10mA
Maximum GND Current	190mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
16-Pin QSOP (derate 8.3mW/°C over +70°C)	667mW
16-Pin QFN (derate 14.7mW/°C over +70°C)	1177mW
Operating Temperature Range (TMIN to TMAX)-40°C	to +125°C
Junction Temperature	+150°C
Storage Temperature Range65°C	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(Typical Operating Circuit, V+=2V to 3.6V,  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+=3.3V,  $T_A=+25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS	
Operating Supply Voltage	V+			2.0		3.6	V
Output Load External Supply Voltage	V <sub>EXT</sub>			0		5.5	V
Ota		SCL and SDA at V+; other	T <sub>A</sub> = +25°C		1.2	2.3	
Standby Current (Interface Idle, PWM Disabled)	l <sub>+</sub>	digital inputs at V+ or GND;	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			2.6	μΑ
(Interface fale, 1 WW Bloadlea)		PWM intensity control disabled	$T_A = T_{MIN}$ to $T_{MAX}$			3.3	
		SCL and SDA at V+; other	$T_A = +25^{\circ}C$		7	12.1	
Supply Current (Interface Idle, PWM Enabled)	I <sub>+</sub>	digital inputs at V+ or GND;	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			13.3	μΑ
(interface fale, i www.chabled)		PWM intensity control enabled	$T_A = T_{MIN}$ to $T_{MAX}$			14.4	
Supply Current		f <sub>SCL</sub> = 400kHz; other digital	$T_A = +25^{\circ}C$		40	76	
(Interface Running, PWM	I <sub>+</sub>	inputs at V+ or GND; PWM	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			78	μΑ
Disabled)		intensity control disabled	$T_A = T_{MIN}$ to $T_{MAX}$			80	
Supply Current		f <sub>SCL</sub> = 400kHz; other digital	$T_A = +25^{\circ}C$		51	110	
(Interface Running, PWM	l <sub>+</sub>	inputs at V+ or GND; PWM	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			117	μΑ
Enabled)		intensity control enabled	$T_A = T_{MIN}$ to $T_{MAX}$			122	
Input High Voltage SDA, SCL, AD0, BLINK, P0–P7	VIH			0.7 x V+			V
Input Low Voltage SDA, SCL, AD0, BLINK, P0–P7	VIL					0.3 x V+	V
Input Leakage Current SDA, SCL, AD0, BLINK, P0-P7	I <sub>IH</sub> , I <sub>IL</sub>	0 ≤ input voltage ≤ 5.5V		-0.2		+0.2	μΑ
Input Capacitance SDA, SCL, AD0, BLINK, P0–P7					8		рF

### **ELECTRICAL CHARACTERISTICS (continued)**

(Typical Operating Circuit,  $V_{+} = 2V$  to 3.6V,  $T_{A} = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $V_{+} = 3.3V$ ,  $T_{A} = + 25$ °C.) (Note 1)

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS	
			$T_A = +25^{\circ}C$		0.15	0.25	
		$V+ = 2V$ , $I_{SINK} = 20mA$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.29	
			$T_A = T_{MIN}$ to $T_{MAX}$			0.31	
Output Low Voltage P0-P7, INT/08		V+ = 2.5V, I <sub>SINK</sub> = 20mA	$T_A = +25^{\circ}C$		0.13	0.22	
	V <sub>OL</sub>		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.25	V
1 0 1 7, 111700			$T_A = T_{MIN}$ to $T_{MAX}$			0.27	
			$T_A = +25^{\circ}C$		0.12	0.22	
		$V+ = 3.3V$ , $I_{SINK} = 20mA$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.23	
			$T_A = T_{MIN}$ to $T_{MAX}$			0.25	
Output Low-Voltage SDA	V <sub>OLSDA</sub>	I <sub>SINK</sub> = 6mA	·			0.4	>
PWM Clock Frequency	fpwm		_		32		kHz

### **TIMING CHARACTERISTICS**

(Typical Operating Circuit, V+=2V to 3.6V,  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+=3.3V,  $T_A=+25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Clock Frequency	fscl				400	kHz
Bus Free Time Between a STOP and a START Condition	t <sub>BUF</sub>		1.3			μs
Hold Time, Repeated START Condition	thd, sta		0.6			μs
Repeated START Condition Setup Time	tsu, sta		0.6			μs
STOP Condition Setup Time	tsu, sto		0.6			μs
Data Hold Time	thd, dat	(Note 2)			0.9	μs
Data Setup Time	tsu, dat		180			ns
SCL Clock Low Period	t <sub>LOW</sub>		1.3			μs
SCL Clock High Period	thigh		0.7			μs
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	(Notes 3, 4)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	t <sub>F</sub>	(Notes 3, 4)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of SDA Transmitting	t <sub>F.TX</sub>	(Notes 3, 5)		20 + 0.1C <sub>b</sub>	250	ns
Pulse Width of Spike Suppressed	tsp	(Note 6)		50		ns
Capacitive Load for Each Bus Line	Cb	(Note 3)			400	рF
RST Pulse Width	tw		1			μs

### **TIMING CHARACTERISTICS (continued)**

(Typical Operating Circuit,  $V_{+} = 2V$  to 3.6V,  $T_{A} = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $V_{+} = 3.3V$ ,  $T_{A} = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Interrupt Valid	tıv	Figure 10			6.5	μs
Interrupt Reset	tır	Figure 10			1.0	μs
Output Data Valid	t <sub>DV</sub>	Figure 10			5.0	μs
Input Data Step Time	t <sub>DS</sub>	Figure 10	100			ns
Input Data Hold Time	tDH	Figure 10	1			μs

**Note 1:** All parameters tested at  $T_A = +25$ °C. Specifications over temperature are guaranteed by design.

Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of the SCL signal) to bridge the undefined region of SCL's falling edge.

Note 3: Guaranteed by design.


Note 4: C<sub>b</sub> = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>F</sub> measured between 0.3 x V<sub>DD</sub> and 0.7 x V<sub>DD</sub>.


Note 5: I<sub>SINK</sub> ≤ 6mA. C<sub>b</sub> = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>F</sub> measured between 0.3 x V<sub>DD</sub> and 0.7 x V<sub>DD</sub>.


Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

## \_Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 











## \_Typical Operating Characteristics (continued)

 $(T_A = +25$ °C, unless otherwise noted.)











2ms/div





## **Pin Description**

PI	N	NAME	FUNCTION				
QSOP	QFN	NAME	FUNCTION				
1	15	BLINK	Input Port Configurable as Blink Control or General-Purpose Input				
2	16	RST	Reset Input. Active low clears the 2-wire interface and puts the device in the same condition as power-up reset.				
3	1	AD0	Address Input. Sets device slave address. Connect to either GND, V+, SCL, or SDA to give four logic combinations. See Table 1.				
4–7, 9–12	2–5, 7–10	P0-P7	Input/Output Ports. P0-P7 are open-drain I/Os rated at 5.5V, 50mA.				
8	6	GND	Ground. Do not sink more than 190mA into the GND pin.				
13	11	ĪNT/O8	Output Port. Open-drain output rated at 7V, 50mA. Configurable as interrupt output or general-purpose output.				
14	12	SCL	I <sup>2</sup> C-Compatible Serial Clock Input				
15	13	SDA	I <sup>2</sup> C-Compatible Serial Data I/O				
16	14	V+	Positive Supply Voltage. Bypass V+ to GND with a 0.047µF ceramic capacitor.				
_	PAD	Exposed pad	Exposed Pad on Package Underside. Connect to GND.				




Figure 1. Simplified Schematic of I/O Ports

### Functional Overview

The MAX7316 is a general-purpose input/output (GPIO) peripheral that provides eight I/O ports, P0–P7, controlled through an I<sup>2</sup>C-compatible serial interface. A 9th output-only port, INT/O8, can be configured as an interrupt output or as a general-purpose output port. All out-

put ports sink loads up to 50mA connected to external supplies up to 5.5V, independent of the MAX7316's supply voltage. The MAX7316 is rated for a ground current of 190mA, allowing all nine outputs to sink 20mA at the same time. Figure 1 shows the output structure of the MAX7316. The ports default to inputs on power-up.

### **Port Inputs and Transition Detection**

The input ports register reflects the incoming logic levels of the port pins, regardless of whether the pin is defined as an input or an output. Reading the input ports register latches the current-input logic level of the affected eight ports. Transition detection allows all ports configured as inputs to be monitored for changes in their logic status. The action of reading the input ports register samples the corresponding 8 port bits' input condition. This sample is continuously compared with the actual input conditions. A detected change in input condition causes the INT/O8 interrupt output to go low, if configured as an interrupt output. The interrupt is cleared either automatically if the changed input returns to its original state, or when the input ports register is read.

The INT/O8 pin can be configured as either an interrupt output or as a 9th output port with the same static or blink controls as the other eight ports (Table 4).

### **Port Output Control and LED Blinking**

The blink phase 0 register sets the output logic levels of the eight ports P0–P7 (Table 8). This register controls the port outputs if the blink function is disabled. A duplicate register, the blink phase 1 register, is also used if the blink function is enabled (Table 9). In blink mode, the port outputs can be flipped between using the blink phase 0 register and the blink phase 1 register using hardware control (the BLINK input) and/or software control (the blink flip flag in the configuration register) (Table 4).

The logic level of the BLINK input can be read back through the blink status bit in the configuration register (Table 4). The BLINK input, therefore, can be used as a general-purpose logic input (GPI port) if the blink function is not required.

### **PWM Intensity Control**

The MAX7316 includes an internal oscillator, nominally 32kHz, to generate PWM timing for LED intensity control. PWM intensity control can be enabled on an output-by-output basis, allowing the MAX7316 to provide any mix of PWM LED drives and glitch-free logic outputs (Table 10). PWM can be disabled entirely, in which case all output ports are static and the MAX7316 operating current is lowest because the internal oscillator is turned off.

PWM intensity control uses a 4-bit master control and 4 bits of individual control per output (Tables 13, 14). The 4-bit master control provides 16 levels of overall intensity control, which applies to all PWM-enabled output ports. The master control sets the maximum pulse width from 1/15 to 15/15 of the PWM time period. The individual settings comprise a 4-bit number further reducing the duty cycle to be from 1/16 to 15/16 of the time window set by the master control.

For applications requiring the same PWM setting for all output ports, a single global PWM control can be used instead of all the individual controls to simplify the control software and provide 240 steps of intensity control (Tables 10 and 13).

#### Standby Mode

When the serial interface is idle and the PWM intensity control is unused, the MAX7316 automatically enters standby mode. If the PWM intensity control is used, the operating current is slightly higher because the internal PWM oscillator is running. When the serial interface is active, the operating current also increases because the MAX7316, like all I<sup>2</sup>C slaves, has to monitor every transmission.




Figure 2. 2-Wire Serial Interface Timing Details

### Serial Interface

#### Serial Addressing

The MAX7316 operates as a slave that sends and receives data through an I<sup>2</sup>C-compatible 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX7316 and generates the SCL clock that synchronizes the data transfer (Figure 2).




Figure 3. Start and Stop Conditions




Figure 4. Bit Transfer




Figure 5. Acknowledge

The MAX7316 SDA line operates as both an input and an open-drain output. A pullup resistor, typically 4.7k $\Omega$ , is required on SDA. The MAX7316 SCL line operates only as an input. A pullup resistor, typically 4.7k $\Omega$ , is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START condition (Figure 3) sent by a master, followed by the MAX7316 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition (Figure 3).

#### Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 3).

#### Bit Transfer

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 4).

#### Acknowledge

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 5). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse so the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7316, the device generates the acknowledge bit because the MAX7316 is the recipient. When the MAX7316 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

#### Slave Address

The MAX7316 has a 7-bit long slave address (Figure 6). The eighth bit following the 7-bit slave address is the R/W bit. The R/W bit is low for a write command, high for a read command.




Figure 6. Slave Address

The second (A5), third (A4), fourth (A3), sixth (A1), and last (A0) bits of the MAX7316 slave address are always 1, 0, 0, 0, and 0. Slave address bits A6 and A2 are selected by the address input AD0. AD0 can be connected to GND, V+, SDA, or SCL. The MAX7316 has four possible slave addresses (Table 1), and therefore a maximum of four MAX7316 devices can be controlled independently from the same interface.

### Table 1. MAX7316 I<sup>2</sup>C Slave Address Map

PIN AD0	DEVICE ADDRESS											
PIN ADU	<b>A6</b>	<b>A</b> 5	<b>A</b> 4	А3	A2	<b>A</b> 1	Α0					
SCL	1	1	0	0	0	0	0					
SDA	1	1	0	0	1	0	0					
GND	0	1	0	0	0	0	0					
V+	0	1	0	0	1	0	0					

#### Message Format for Writing the MAX7316

A write to the MAX7316 comprises the transmission of the MAX7316's slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which register of the MAX7316 is to be written to by the next byte, if received (Table 2). If a STOP condition is detected after the command byte is received, then the MAX7316 takes no further action beyond storing the command byte.

Any bytes received after the command byte are data bytes. The first data byte goes into the internal register of the MAX7316 selected by the command byte (Figure 8). If multiple data bytes are transmitted before a STOP condition is detected, these bytes are generally stored in subsequent MAX7316 internal registers because the command byte address autoincrements (Table 2). A diagram of a write to the output ports registers (blink phase 0 register or blink phase 1 register) is given in Figure 10.




Figure 7. Command Byte Received




Figure 8. Command and Single Data Byte Received




Figure 9. n Data Bytes Received




Figure 10. Read, Write, and Interrupt Timing Diagrams

### Message Format for Reading

The MAX7316 is read using the MAX7316's internally stored command byte as an address pointer the same way the stored command byte is used as an address pointer for a write. The pointer autoincrements after each data byte is read using the same rules as for a write (Table 2). Thus, a read is initiated by first configuring the MAX7316's command byte by performing a write (Figure 7). The master can now read n consecutive bytes from the MAX7316 with the first data byte being read from the register addressed by the initialized command byte. When performing read-after-write verification, remember to reset the command byte's address because the stored command byte address has been autoincremented after the write (Table 2). A diagram of a read from the input ports register is shown in Figure 10 reflecting the states of the ports.

### **Operation with Multiple Masters**

If the MAX7316 is operated on a 2-wire interface with multiple masters, a master reading the MAX7316 should use a repeated start between the write, which sets the MAX7316's address pointer, and the read(s) that takes the data from the location(s) (Table 2). This is because it is possible for master 2 to take over the bus after master 1 has set up the MAX7316's address pointer but before master 1 has read the data. If master 2 subsequently changes the MAX7316's address pointer, then master 1's delayed read can be from an unexpected location.

### **Command Address Autoincrementing**

The command address stored in the MAX7316 circulates around grouped register functions after each data byte is written or read (Table 2).

**Table 2. Register Address Map** 

REGISTER	ADDRESS CODE (hex)	AUTOINCREMENT ADDRESS
Read input ports	0x00	0x00 (no change)
Blink phase 0 outputs	0x01	0x01 (no change)
Ports configuration	0x03	0x03 (no change)
Blink phase 1 outputs	0x09	0x09 (no change)
Master, O8 intensity	0x0E	0x0E (no change)
Configuration	0x0F	0x0F (no change)
Outputs intensity P1, P0	0x10	0x11
Outputs intensity P3, P2	0x11	0x12
Outputs intensity P5, P4	0x12	0x13
Outputs intensity P7, P6	0x13	0x10

#### **Device Reset**

The reset input  $\overline{\text{RST}}$  is an active-low input. When taken low,  $\overline{\text{RST}}$  clears any transaction to or from the MAX7316 on the serial interface and configures the internal registers to the same state as a power-up reset (Table 3). The MAX7316 then waits for a START condition on the serial interface.

## **Detailed Description**

#### **Initial Power-Up**

On power-up, and whenever the RST input is pulled low, all control registers are reset and the MAX7316 enters standby mode (Table 3). Power-up status makes all ports into inputs and disables both the PWM oscillator and blink functionality. RST can be used as a hardware shutdown input, which effectively turns off any LED (or other) loads and puts the device into its lowest power condition.

### **Configuration Register**

The configuration register is used to configure the PWM intensity mode, interrupt, and blink behavior, operate the INT/O8 output, and read back the interrupt status (Table 4).

#### **Ports Configuration**

The eight I/O ports P0 through P7 can be configured to any combination of inputs and outputs using the ports configuration register (Table 5). The INT/O8 output can also be configured as an extra general-purpose output, and the BLINK input can be configured as an extra general-purpose input using the configuration register (Table 4).

#### Input Ports

The input ports register is read only (Table 6). It reflects the incoming logic levels of the ports, regardless of whether the port is defined as an input or an output by the ports configuration registers. Reading the input ports register latches the current-input logic level of the affected eight ports. A write to the input ports register is ignored.

#### Transition Detection

All ports configured as inputs are always monitored for changes in their logic status. The action of reading the input ports register or writing to the configuration register samples the corresponding 8 port bits' input condition (Tables 4, 6). This sample is continuously compared with the actual input conditions. A detected change in input condition causes an interrupt condition. The interrupt is cleared either automatically if the changed input returns to its original state, or when the input ports register is read, updating the compared data (Figure 10). Randomly changing a port from an output to an input may cause a false interrupt to occur if the state of the input does not match the content of the input ports register. The interrupt status is available as the interrupt flag INT in the configuration register (Table 4).

The input status of all ports are sampled immediately after power-up as part of the MAX7316's internal initialization, so if all the ports are pulled to valid logic levels at that time an interrupt does not occur at power-up.

### **Table 3. Power-Up Configuration**

REGISTER FUNCTION	POWER-UP CONDITION	ADDRESS CODE	REGISTER DATA							
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Blink phase 0 outputs P7-P0	High-impedance outputs	0x01	1	1	1	1	1	1	1	1
Ports configuration P7-P0	Ports P7-P0 are inputs	0x03	1	1	1	1	1	1	1	1
Blink phase 1 outputs P7-P0	High-impedance outputs	0x09	1	1	1	1	1	1	1	1
Master, O8 intensity	PWM oscillator is disabled; O8 is static logic output	0x0E	0	0	0	0	1	1	1	1
Configuration	INT/O8 is interrupt output; blink is disabled; global intensity is enabled	0x0F	0	0	0	0	1	1	0	0
Outputs intensity P1, P0	P1, P0 are static logic outputs	0x10	1	1	1	1	1	1	1	1
Outputs Intensity P3, P2	P3, P2 are static logic outputs	0x11	1	1	1	1	1	1	1	1
Outputs intensity P5, P4	P5, P4 are static logic outputs	0x12	1	1	1	1	1	1	1	1
Outputs intensity P7, P6	P7, P6 are static logic outputs	0x13	1	1	1	1	1	1	1	1

X = Don't care.

#### **INT/O8 Output**

The INT/O8 output pin can be configured as either the INT output that reflects the interrupt flag logic state or as a general-purpose output O8. When used as a general-purpose output, INT/O8 has the same blink and PWM intensity control capabilities as the other ports.

Set the interrupt enable I bit in the configuration register to configure INT/O8 as the INT output (Table 4). Clear interrupt enable to configure INT/O8 as the O8. The O8 logic state is set by the 2 bits O1 and O0 in the configuration register. O8 follows the rules for blinking selected by the blink enable flag E in the configuration register. If blinking is disabled, then interrupt output control O0 alone sets the logic state of the INT/O8 pin. If blinking is enabled, then both interrupt output controls O0 and O1 set the logic state of INT/O8 according to the blink phase. PWM intensity control for O8 is set by the 4 global intensity bits in the master and O8 intensity register (Table 13).

#### **Blink Mode**

In blink mode, the output ports can be flipped between using either the blink phase 0 register or the blink phase 1 register. Flip control is both hardware (the BLINK input) and software control (the blink flip flag B in the configuration register) (Table 4).

The blink function can be used for LED effects by programming different display patterns in the two sets of output port registers, and using the software or hardware controls to flip between the patterns.

If the blink phase 1 register is written with 0xFF, then the BLINK input can be used as a hardware disable to, for example, instantly turn off an LED pattern programmed into the blink phase 0 register. This technique can be further extended by driving the BLINK input with a PWM signal to modulate the LED current to provide fading effects.

The blink mode is enabled by setting the blink enable flag E in the configuration register (Table 4). When blink mode is enabled, the states of the blink flip flag and the BLINK input are EXOR'ed to set the phase, and the output ports are set by either the blink phase 0 register or the blink phase 1 register (Figure 11) (Table 7).

**Table 4. Configuration Register** 

REGISTER		ADDRESS CODE				REGISTI	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
CONFIGURATION	R/W		INTERRUPT STATUS	BLINK STATUS	INTERRUPT	CONTROL AS GPO	INTERRUPT	GLOBAL	BLINK FLIP	BLINK ENABLE
Write device configuration	0		ĪNT	BLINK	01	00		G	В	Е
Read back device configuration	1		IIVI	BLINK	O1	00		G	ь	
Disable blink	_		Χ	Χ	Χ	Χ	Χ	Χ	Χ	0
Enable blink	_		Χ	Х	Χ	Х	Χ	Χ	Χ	1
Flip blink register (see text)	_		Χ	Χ	Χ	Х	Χ	Χ	0	1
The blink register (see text)	_		Χ	Χ	Χ	Х	Х	Χ	1	1
Disable global intensity control—intensity is set by registers 0x10–0x13 for ports P0 through P7 when configured as outputs, and by D3–D0 of register 0x0E for INT/O8 when INT/O8 pin is configured as an output port	_		X	Х	X	×	X	0	X	×
Enable global intensity control—intensity for all ports configured as outputs is set by D3–D0 of register 0x0E	_	0x0F	Х	Х	Х	Х	Х	1	Х	Х
Disable data change interrupt—INT/O8 output is controlled by the O0 and O1 bits	_		Х	Х	Х	Х	0	Х	Х	Х
Enable data change interrupt—INT/O8 output is controlled by port input data change	_		X	X	X	X	1	X	X	Х
INT/O8 output is low (blink is disabled)	_		Х	Х	Х	0	0	Х	Х	0
INT/O8 output is high impedance (blink is disabled)	_		Х	Х	Х	1	0	Х	Х	0
INT/O8 output is low during blink phase 0	_		Χ	Х	Χ	0	0	Х	Χ	1
INT/O8 output is high impedance during blink phase 0	_		Χ	Х	Х	1	0	Χ	Χ	1
INT/O8 output is low during blink phase 1	_		Χ	Х	0	Х	0	Х	Χ	1
INT/O8 output is high impedance during blink phase 1	_		Х	Х	1	Х	0	Х	Х	1

X = Don't care.

### Table 4. Configuration Register (continued)

REGISTER		ADDRESS CODE			1	REGISTI	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
CONFIGURATION	R/W		INTERRUPT STATUS	BLINK STATUS	INTERRUPT	CONTROL AS GPO	INTERRUPT	GLOBAL	BLINK FLIP	BLINK ENABLE
Read back BLINK input pin status— input is low	1		Х	0	Х	Х	Х	Х	Х	Х
Read back BLINK input pin status— input is high	1	0x0F	Х	1	X	Х	Х	X	Х	Х
Read back data change interrupt status —data change is not detected, and INT/O8 output is high when interrupt enable (I bit) is set	1		0	X	X	X	X	X	X	X
Read back data change interrupt status —data change is detected, and INT/O8 output is low when interrupt enable (I bit) is set	1		1	Х	Х	X	X	Х	X	X

X = Don't care.

The blink mode is disabled by clearing the blink enable flag E in the configuration register (Table 4). When blink mode is disabled, the state of the blink flip flag is ignored, and the blink phase 0 register alone controls the output ports.

The logic status of BLINK is made available as the read-only blink status flag, blink in the configuration register (Table 4). This flag allows BLINK to be used as an extra general-purpose input (GPI) in applications not using the blink function. When BLINK is going to be used as a GPI, blink mode should be disabled by clearing the blink enable flag E in the configuration register (Table 4).

### **Blink Phase Register**

When the blink function is disabled, the blink phase 0 register sets the logic levels of the eight ports (P0 through P7) when configured as outputs (Table 8). A duplicate register called the blink phase 1 register is also used if the blink function is enabled (Table 9). A logic high sets the appropriate output port high impedance, while a logic low makes the port go low.

Reading a blink phase register reads the value stored in the register, not the actual port condition. The port output itself may or may not be at a valid logic level, depending on the external load connected.

The 9th output, O8, is controlled through 2 bits in the configuration register, which provide the same static or blink control as the other eight output ports.

#### **PWM Intensity Control**

The MAX7316 includes an internal oscillator, nominally 32kHz, to generate PWM timing for LED intensity control or other applications such as PWM trim DACs. PWM can be disabled entirely for all the outputs. In this case, all outputs are static and the MAX7316 operating current is lowest because the internal PWM oscillator is turned off.




Figure 11. Blink Logic

**Table 5. Ports Configuration Register** 

REGISTER	R/W	ADDRESS CODE			l	REGISTE	R DATA			
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Ports configuration (1 = input, 0 = output)	0	0x06	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Read back ports configuration	1									

### **Table 6. Input Ports Register**

REGISTER	R/W	ADDRESS CODE	REGISTER DATA											
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0				
Read input ports	1	0x00	IP7	IP6	IP5	IP4	IP3	IP2	IP1	IP0				

### Table 7. Blink Logic

BLINK ENABLE FLAG E	BLINK FLIP FLAG B	BLINK INPUT PIN	BLINK FLIP FLAG EXOR BLINK INPUT PIN	BLINK FUNCTION	OUTPUT REGISTERS USED
0	Χ	Χ	X	Disabled	Blink phase 0 register
	0	0	0		Blink phase 0 register
4	0	1	1	En alala d	Blink phase 1 register
	1	0	1	Enabled	Blink phase 1 register
	1	1	0		Blink phase 0 register

The MAX7316 can be configured to provide any combination of PWM outputs and glitch-free logic outputs. Each PWM output has an individual 4-bit intensity control (Table 14). When all outputs are to be used with the same PWM setting, the outputs can be controlled together instead using the global intensity control (Table 13). Table 10 shows how to set up the MAX7316 to suit a particular application.

### **PWM Timing**

The PWM control uses a 240-step PWM period, divided into 15 master intensity timeslots. Each master intensity timeslot is divided further into 16 PWM cycles (Figure 12).

The master intensity operates as a gate, allowing the individual output settings to be enabled from 1 to 15 timeslots per PWM period (Figures 13, 14, 15) (Table 13).

Each output's individual 4-bit intensity control only operates during the number of timeslots gated by the master intensity. The individual controls provide 16 intensity settings from 1/16 through 16/16 (Table 14).

Figures 16, 17, and 18 show examples of individual intensity control settings. The highest value an individual or global setting can be set to is 16/16. This setting forces the output to ignore the master control, and follow the logic level set by the appropriate blink phase register bit. The output becomes a glitch-free static output with no PWM.

### Using PWM Intensity Controls with Blink Disabled

When blink is disabled (Table 7), the blink phase 0 register specifies each output's logic level during the PWM on-time (Table 8). The effect of setting an output's blink phase 0 register bit to 0 or 1 is shown in Table 11. With its output bit set to zero, an LED can be controlled with 16 intensity settings from 1/16th duty through fully on, but cannot be turned fully off using the PWM intensity control. With its output bit set to 1, an LED can be controlled with 16 intensity settings from fully off through 15/16th duty.

### Table 8. Blink Phase 0 Register

REGISTER	R/W	ADDRESS CODE			1	REGISTE	R DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Write outputs phase 0	0	0x02	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Read back outputs phase 0	1	0.02	OF 7	OF6	OF5	OF4	OF3	OFZ	OFT	OFU

### Table 9. Blink Phase 1 Register

REGISTER	R/W	ADDRESS CODE	REGISTER DATA										
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0			
Write outputs phase 1	0	0.04	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
Read back outputs phase 1	1	0x0A	OP7	OP6	OPS	UP4	UP3	UP2	OPT	OPU			

Using PWM Intensity Controls with Blink Enabled When blink is enabled (Table 7), the blink phase 0 register and blink phase 1 register specify each output's logic level during the PWM on-time during the respective blink phases (Tables 8 and 9). The effect of setting an output's

phases (Tables 8 and 9). The effect of setting an output's blink phase x register bit to 0 or 1 is shown in Table 12. LEDs can be flipped between either directly on and off, or between a variety of high/low PWM intensities.

### Global/O8 Intensity Control

The 4 bits used for output O8's PWM individual intensity setting also double as the global intensity control (Table 13). Global intensity simplifies the PWM settings when the application requires them all to be the same, such as for backlight applications, by replacing the 9 individual settings with 1 setting. Global intensity is enabled with the Global Intensity flag G in the configuration register (Table 4). When global PWM control is used, the 4 bits of master intensity and 4 bits of O8 intensity effectively combine to provide an 8-bit, 240-step intensity control applying to all outputs.

It is not possible to apply global PWM control to a subset of the ports, and use the others as logic outputs. To mix static logic outputs and PWM outputs, individual PWM control must be selected (Table 10).

## Applications Information Output Level Translation

The open-drain output architecture allows the ports to level translate the outputs to higher or lower voltages than the MAX7316 supply. An external pullup resistor can be used on any output to convert the high-impedance logic-high condition to a positive voltage level. The resistor can be connected to any voltage up to 5.5V. For interfacing CMOS inputs, a pullup resistor value of  $220 k\Omega$  is a good starting point. Use a lower resistance to improve noise immunity, in applications where power consumption is less critical, or where a faster rise time is needed for a given capacitive load.

**Table 10. PWM Application Scenarios** 

APPLICATION	RECOMMENDED CONFIGURATION
All outputs static without PWM	Set the master, O8 intensity register 0x0E to any value from 0x00 to 0x0F. The global intensity G bit in the configuration register is don't care. The output intensity registers 0x10 through 0x13 are don't care.
A mix of static and PWM outputs, with PWM outputs using different PWM settings	Set the master, O8 intensity register 0x0E to any value from 0x10 to 0xFF. Clear global intensity G bit to 0 in the configuration register to disable global intensity control. For the static outputs, set the output intensity value to 0xF. For the PWM outputs, set the output intensity value in the range 0x0 to 0xE.
A mix of static and PWM outputs, with PWM outputs all using the same PWM setting	As above. Global intensity control cannot be used with a mix of static and PWM outputs, so write the individual intensity registers with the same PWM value.
All outputs PWM using the same PWM setting	Set the master, O8 intensity register 0x0E to any value from 0x10 to 0xFF.  Set global intensity G bit to 1 in the configuration register to enable global intensity control.  The master, O8 intensity register 0x0E is the only intensity register used.  The output intensity registers 0x10 through 0x13 are don't care.




Figure 12. PWM Timing



Figure 13. Master Set to 1/15




Figure 15. Master Set to 15/15




Figure 14. Master Set to 14/15






Figure 16. Individual (or Global) Set to 1/16

				MAS	STER	INTE	NSIT	Y TII	MESL	_OT										N	EXT	MAS	TER I	NTE	NSIT	TY TI	MESI	LOT			
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Figure 17. Individual (or Global) Set to 15/16

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Figure 18. Individual (or Global) Set to 16/16

## Table 11. PWM Intensity Settings (Blink Disabled)

OUTPUT (OR GLOBAL) INTENSITY	OUTPUT BLI	TY CYCLE NK PHASE 0 R BIT = 0	LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 0 (LED IS ON WHEN	PWM DUT OUTPUT BLI REGISTE	NK PHASE 0	LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 1 (LED IS ON WHEN
SETTING	LOW TIME	HIGH TIME	OUTPUT IS LOW)	LOW TIME	HIGH TIME	OUTPUT IS LOW)
0x0	1/16	15/16	Lowest PWM intensity	15/16	1/16	Highest PWM intensity
0x1	2/16	14/16		14/16	2/16	
0x2	3/16	13/16		13/16	3/16	
0x3	4/16	12/16	≥	12/16	4/16	<b>^</b>
0x4	5/16	11/16	PWM intensity	11/16	5/16	
0x5	6/16	10/16	inte	10/16	6/16	ens
0x6	7/16	9/16	$\geq$	9/16	7/16	1 int
0x7	8/16	8/16	g P/	8/16	8/16	<b>≥</b>
0x8	9/16	7/16	Finoreasing	7/16	9/16	Increasing PWM intensity
0x9	10/16	6/16	Srea	6/16	10/16	asir
0xA	11/16	5/16	- Inc	5/16	11/16	ıcre
0xB	12/16	4/16	<b>V</b>	4/16	12/16	<u> </u>
0xC	13/16	3/16		3/16	13/16	
0xD	14/16	2/16		2/16	14/16	
0xE	15/16	1/16	Highest PWM intensity	1/16	15/16	Lowest PWM intensity
0xF	OxF Static low Static low		Full intensity, no PWM (LED on continuously)	Static high impedance	Static high impedance	LED off continuously

Table 12. PWM Intensity Settings (Blink Enabled)

OUTPUT	_	TY CYCLE	PWM DUT			D BLINK BEHAVIOR I OUTPUT IS LOW)
(OR GLOBAL) INTENSITY	PHA	SE X R BIT = 0	PHA REGISTE	SE X	BLINK PHASE 0 REGISTER BIT = 0	BLINK PHASE 0 REGISTER BIT = 1
SETTING	LOW TIME	HIGH TIME	LOW TIME	HIGH TIME	BLINK PHASE 1 REGISTER BIT = 1	BLINK PHASE 1 REGISTER BIT = 0
0x0	1/16	15/16	15/16	1/16		
0x1	2/16	14/16	14/16	2/16		
0x2	3/16	13/16	13/16	3/16	D. 0.15D	
0x3	4/16	12/16	12/16	4/16	Phase 0: LED on at low intensity Phase 1: LED on at high intensity	Phase 0: LED on at high intensity  Phase 1: LED on at low intensity
0x4	5/16	11/16	11/16	5/16	Thase T. LED on at high intensity	Thase I. LLD on at low intensity
0x5	6/16	10/16	10/16	6/16		
0x6	7/16	9/16	9/16	7/16		
0x7	8/16	8/16	8/16	8/16	Output is half intensity of	during both blink phases
0x8	9/16	7/16	7/16	9/16		
0x9	10/16	6/16	6/16	10/16		
0xA	11/16	5/16	5/16	11/16	B. 0.15B	
0xB	12/16	4/16	4/16	12/16	Phase 0: LED on at high intensity Phase 1: LED on at low intensity	Phase 0: LED on at low intensity Phase 1: LED on at high intensity
0xC	13/16	3/16	3/16	13/16	Thase I. LED OH at low intensity	THASE I. LED OH ALTIIGH II ILEHSILY
0xD	14/16	2/16	2/16	14/16		
0xE	15/16	1/16	1/16	15/16		
0xF	Static low	Static low	Static high impedance	Static high impedance	Phase 0: LED on continuously Phase 1: LED off continuously	Phase 0: LED off continuously Phase 1: LED on continuously

#### **Driving LED Loads**

When driving LEDs, a resistor in series with the LED must be used to limit the LED current to no more than 50mA. Choose the resistor value according to the following formula:

RLED = (VSUPPLY - VLED - VOL) / ILED

where:

 $R_{LED}$  is the resistance of the resistor in series with the LED  $(\Omega)$ .

VSUPPLY is the supply voltage used to drive the LED (V). VLED is the forward voltage of the LED (V).

V<sub>OL</sub> is the output low voltage of the MAX7316 when sinking I<sub>LED</sub> (V).

ILED is the desired operating current of the LED (A).

For example, to operate a 2.2V red LED at 14mA from a 5V supply,  $R_{LED} = (5 - 2.2 - 0.25) / 0.014 = 182\Omega$ .

#### **Driving Load Currents Higher than 50mA**

The MAX7316 can be used to drive loads drawing more than 50mA, like relays and high-current white LEDs, by paralleling outputs. Use at least one output per 50mA of load current; for example, a 5V 330mW relay draws 66mA and needs two paralleled outputs to drive it. Ensure that the paralleled outputs chosen are controlled by the same blink phase register, i.e., select outputs from the P0 through P7 range. This way, the paralleled outputs are turned on and off together. Do not use output O8 as part of a load-sharing design. O8 cannot be switched at the same time as any of the other outputs because it is controlled by a different register.

Table 13. Master, O8 Intensity Register

REGISTER		ADDRESS CODE	NEGISTEN DATA											
	R/W	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0				
MASTER AND GLOBAL INTENSITY			MSB	ASTER I	NITENICI	LSB	MSB	OO INIT	ENSITY	LSB				
Write master and global intensity	0													
Read back master and global intensity	1		МЗ	M2	M1	MO	G3	G2	G1	G0				
Master intensity duty cycle is 0/15 (off); internal oscillator is disabled; all outputs will be static with no PWM	_		0	0	0	0	_	_	_	_				
Master intensity duty cycle is 1/15	_		0	0	0	1	_	_	_	_				
Master intensity duty cycle is 2/15	_		0	0	1	0	_	_	_	_				
Master intensity duty cycle is 3/15	_		0	0	1	1	_	_	_					
_	_		_	_			_	_	_	_				
Master intensity duty cycle is 13/15	_	0X0E	1	1	0	1	_	_	_	_				
Master intensity duty cycle is 14/15	_		1	1	1	0	_	_	_	_				
Master intensity duty cycle is 15/15 (full)	_		1	1	1	1	_	_	_	_				
O8 intensity duty cycle is 1/16	_		_	_			0	0	0	0				
O8 intensity duty cycle is 2/16	_		_	_	_	_	0	0	0	1				
O8 intensity duty cycle is 3/16	_		_	_	_	_	0	0	1	0				
_	_		_	_			_	_	_	_				
O8 intensity duty cycle is 14/16			_	_			1	1	0	1				
O8 intensity duty cycle is 15/16 -							1	1	1	0				
O8 intensity duty cycle is 16/16 (static output, no PWM)	_		_	_	_	_	1	1	1	1				

The MAX7316 must be protected from the negative voltage transient generated when switching off inductive loads, such as relays, by connecting a reverse-biased diode across the inductive load (Figure 19). The peak current through the diode is the inductive load's operating current.

### **Power-Supply Considerations**

The MAX7316 operates with a power-supply voltage of 2V to 3.6V. Bypass the power supply to GND with at least 0.047µF as close to the device as possible.

**Table 14. Output Intensity Registers** 

REGISTER		ADDRESS CODE	REGISTER DATA							
	R/W	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
			MSB			LSB	MSB			LSB
OUTPUTS P1, P0 INTENSITY			OU	TPUT P1	INTENS	SITY	OUTPUT PO INTENSITY			
Write output P1, P0 intensity	0		P1I3	P1I2	P1I1	P1I0	P0I3	P012	POI1	P010
Read back output P1, P0 intensity	1		FIIS	F IIZ	FIII	FIIU	FUIS	FUIZ	FULL	FUIU
Output P1 intensity duty cycle is 1/16	_		0	0	0	0	_	_	_	_
Output P1 intensity duty cycle is 2/16	_		0	0	0	1	_	_	_	_
Output P1 intensity duty cycle is 3/16	_		0	0	1	0	_	_	_	_
_	_		_	_		_	_	_	_	
Output P1 intensity duty cycle is 14/16	_		1	1	0	1	_	_	_	_
Output P1 intensity duty cycle is 15/16	_		1	1	1	0	_	_	_	
Output P1 intensity duty cycle is 16/16 (static logic level, no PWM)	_	0x10	1	1	1	1	_	_	_	_
	1			ı	l	ı			ı	1
Output P0 intensity duty cycle is 1/16	_		_	_	_	_	0	0	0	0
Output P0 intensity duty cycle is 2/16	_		_	_		_	0	0	0	1
Output P0 intensity duty cycle is 3/16	_		_	_		_	0	0	1	0
_	_		_	_		_	_	_	_	_
Output P0 intensity duty cycle is 14/16	_		_	_	_	_	1	1	0	1
Output P0 intensity duty cycle is 15/16	_		_	_	_	_	1	1	1	0
Output P0 intensity duty cycle is 16/16 (static logic level, no PWM)			_	_	_	_	1	1	1	1
						1				<u> </u>
OLITPLITO DO DO INITENDITY			MSB			LSB	MSB		LSB	
OUTPUTS P3, P2 INTENSITY		0.44	ΟU	TPUT P3	INTENS	SITY	ΟU	TPUT P2	INTENS	ITY
Write output P3, P2 intensity	0	0x11	DOLO	DOLO	DOIA	DOLO	DOIO	DOIO	DOIA	DOLO
Read back output P3, P2 intensity	1		P3I3	P3I2	P3I1	P3I0	P2I3	P2I2	P2I1	P2I0
OUTPUTS P5, P4 INTENSITY			MSB			LSB	MSB			LSB
001F013 F3, F4 INTENSITY		0v12	ΟU	TPUT P5	INTENS	SITY	OU	TPUT P4	INTENS	ITY
Write output P5, P4 intensity	0	0x12	P5I3	P5I2	P5I1	P5I0	P4I3	P4I2	P4I1	P4I0
Read back output P5, P4 intensity	1		7313	P312	POH	P310	P413	P412	P411	P410
	1						1			
OUTPUTS P7, P6 INTENSITY			MSB LSB OUTPUT P7 INTENSITY			MSB OUTPUT P6 INTENS			LSB	
Write output P7, P6 intensity	0	0x13								
Read back output P7, P6 intensity	1		P7I3	P7I2	P7I1	P7I0	P6I3	P6I2	P6I1	P610
OUTPUT OS INTENSITY	† ·			See	master (	D8 intens	ity regist	er (Table	: 13).	1





Figure 19. Diode-Protected Switching Inductive Load

## \_Pin Configurations (continued)



## **Chip Information**


TRANSISTOR COUNT: 17,611

PROCESS: BICMOS


\_\_\_ /N/IXI/N


## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



	INCHES		MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	.061	.068	1.55	1.73		
A1	.004	.0098	0.102	0.249		
A2	.055	.061	1.40	1.55		
В	.008	.012	0.20	0.30		
С	.0075	.0098	0.191	0.249		
D	SEE VARIATIONS					
Ε	.150	.157	3.81	3.99		
е	.025	5 BSC	0.635 BSC			
Н	.230	.244	5.84	6.20		
h	.010	.016	0.25	0.41		
L	.016	.035	0.41 0.8			
N	SEE VARIATIONS					
α	0°	8°	0, 8,			





	INCHE	2	MILLIM			
	MIN.	MAX.	MIN.	MAX.	N	
D	.189	.196	4.80	4.98	16	ΑB
S	.0020	.0070	0.05	0.18		
D	.337	.344	8.56	8.74	20	ΑD
S	.0500	.0550	1.270	1.397		
D	.337	.344	8.56	8.74	24	ΑE
S	.0250	.0300	0.635	0.762		
D	.386	.393	9.80	9.98	28	ΑF
S	.0250	.0300	0.635	0.762		

#### NOTES:

- 1). D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 2). MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .006" PER SIDE.
- 3). CONTROLLING DIMENSIONS: INCHES.
  4). MEETS JEDEC MO137.




PROPRIETARY INFORMATION
TITLE:

PACKAGE OUTLINE, QSOP .150", .025" LEAD PITCH APPROVAL. DOCUMENT CONTROL NO. Ë 1/1 21-0055

MIXIM

### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



24 \_\_\_\_\_\_ /II/XI/VI

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)

PKG	12L 3x3							
REF.	MIN.	NOM.	NOM. MAX.		NOM.	MAX.		
Α	0.70	0.75	0.80	0.70	0.75	0.80		
ь	0.20	0.25	0.30	0.20	0.25	0.30		
D	2.90	3.00	3.10	2.90	3.00	3.10		
Е	2.90	90 3.00 3.10		2.90	3.00	3.10		
е	0.50 BSC.			0.50 BSC.				
L	0.45 0.55 0.65		0.30	0.40	0.50			
N		12			16			
ND		3		4				
NE	3			3 4				
A1	0	0.02	0.05	0	0.02	0.05		
A2	0.20 REF			0.20 REF				
k	0.25	-	-	0.25 -		-		

EXPOSED PAD VARIATIONS									
PKG. CODES		D2			E2		DIV. ID	IEDEO	
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC	
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	-	

#### NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- ⚠ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
- ⚠ ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220 REVISION C.



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## 查询"MAX7316AEE"供应商

This datasheet has been download from:

 $\underline{www.datasheet catalog.com}$ 

Datasheets for electronics components.