询"84074012A"供应商


SCLS128D - DECEMBER 1982 - REVISED AUGUST 2003

- Wide Operating Voltage Range of 2 V to 6 V
- High-Current Outputs Drive Up To 15
 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 9 ns

SN54HC240 . . . J OR W PACKAGE SN74HC240 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)

1 <u>0E</u> [1	U	20	V _{CC} 20E
1A1 [2		19	20E
2Y4 [3		18	1Y1
1A2 [4		17	2A4
2Y3 [5		16] 1Y2
1A3 [6] 2A3
2Y2 [7		14] 1Y3
1A4 [8] 2A2
2Y1 [9		12] 1Y4
GND [10		11] 2A1

- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers



description/ordering information

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HC240 devices are organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.


ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube of 20	SN74HC240N	SN74HC240N	
	0010 8111	Tube of 25	SN74HC240DW	110040	
	SOIC - DW	Reel of 2000	SN74HC240DWR	HC240	
400C to 050C	SOP - NS	Reel of 2000	SN74HC240NSR	HC240	
-40°C to 85°C	SSOP - DB	Reel of 2000	SN74HC240DBR	HC240	
		Tube of 70	SN74HC240PW		
	TSSOP - PW	Reel of 2000	SN74HC240PWR	HC240	
		Reel of 250	SN74HC240PWT		
	CDIP – J	Tube of 20	SNJ54HC240J	SNJ54HC240J	
-55°C to 125°C	CFP – W	Tube of 85	SNJ54HC240W	SNJ54HC240W	
	LCCC – FK	Tube of 55	SNJ54HC240FK	SNJ54HC240FK	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







SCLSES AND PRECIENCE R 2982 (11 57) SED AUGUST 2003

FUNCTION TABLE (each buffer/driver)

INPU	JTS	OUTPUT				
OE	Α	Y				
L	Н	L				
L	L	Н				
Н	Χ	Z				

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		$-0.5\ V$ to $7\ V$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see	e Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		
Continuous current through V _{CC} or GND		±70 mA
Package thermal impedance, θ_{JA} (see Note 2):	DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		-65° C to 150° C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

			SI SI	N54HC24	10	SN	174HC24	10		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		2	5	6	2	5	6	V	
		V _{CC} = 2 V	1.5			1.5				
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V	
		V _{CC} = 6 V	4.2			4.2				
		V _{CC} = 2 V			0.5			0.5		
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V	
		VCC = 6 V			1.8			1.8		
VI	Input voltage		0		VCC	0		VCC	V	
VO	Output voltage		0		VCC	0		VCC	V	
		V _{CC} = 2 V			1000			1000		
Δt/Δν	Input transition rise/fall time	V _{CC} = 4.5 V			500			500	ns	
		VCC = 6 V			400			400		
TA	Operating free-air temperature		-55		125	-40		85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST SOMBITIONS		Т	A = 25°C	;	SN54H	C240	SN74H	C240	
PARAMETER	TEST CONDITIONS		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
		I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
V _{OL}	VI = VIH or VIL		6 V		0.001	0.1		0.1		0.1	V
		I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000	:	±1000	nA
loz	VO = VCC or 0		6 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ
C _i			2 V to 6 V		3	10		10		10	pF

SN54HC240, SN74HC240 **OCTAL BUFFERS AND LINE DRIVERS** WITH 3-STATE OUTPUTS SCLS蓝河南中阿拉萨西班牙沙路型 供收取 AUGUST 2003

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

	FROM	то	.,	T,	λ = 25°C	;	SN54H	C240	SN74H	IC240	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		Y	2 V		50	100		150		125	
^t pd	Α		4.5 V		10	20		30		25	ns
·			6 V		9	17		25		21	
		Y	2 V		75	150		225		190	
t _{en}	ŌĒ		4.5 V		15	30		45		38	⊣ l
			6 V		13	26		38		32	
			2 V		44	150		225		190	
^t dis	ŌĒ	Υ	4.5 V		22	30		45		38	ns
			6 V		21	26		38		32	
t _t		Y	2 V		28	60		90		75	ns
			4.5 V		8	12		18		15	
			6 V		6	10		15		13	


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)

	FROM	TO (OUTPUT)	,,	T _A = 25°C			SN54F	IC240	SN74H	IC240	
PARAMETER	(INPUT)		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		75	150		225		190	
^t pd	Α	Υ	4.5 V		15	30		45		38	ns
·			6 V		13	26		38		32	
		Y	2 V		100	200		300		250	ns
t _{en}	ŌĒ		4.5 V		20	40		60		50	
			6 V		17	34		51		43	
			2 V		45	210		315		265	
t _t		Y	4.5 V		17	42		63		53	ns
			6 V		13	36	_	53		45	


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	No load	35	pF


PARAMETER MEASUREMENT INFORMATION




PARAI	METER	RL	CL	S 1	S2	
	tPZH	1 k Ω	50 pF	Open	Closed	
^t en	tPZL	1 K22	or 150 pF	Closed	Open	
4	tPHZ 1 kΩ 50 pF		50 pF	Open	Closed	
^t dis	tPLZ	1 K22	50 pr	Closed	Open	
t _{pd} or t _t			50 pF or 150 pF	Open	Open	



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns, t_f = 6 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
84074012A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
8407401RA	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
8407401SA	ACTIVE	CFP	W	20	1	None	Call TI	Level-NC-NC-NC
JM38510/65703B2A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
JM38510/65703BRA	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
SN54HC240J	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
SN74HC240DW	ACTIVE	SOIC	DW	20	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74HC240DWR	ACTIVE	SOIC	DW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74HC240N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74HC240N3	OBSOLETE	PDIP	N	20		None	Call TI	Call TI
SN74HC240NSR	ACTIVE	SO	NS	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74HC240PW	ACTIVE	TSSOP	PW	20	70	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74HC240PWR	ACTIVE	TSSOP	PW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74HC240PWT	ACTIVE	TSSOP	PW	20	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SNJ54HC240FK	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
SNJ54HC240J	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
SNJ54HC240W	ACTIVE	CFP	W	20	1	None	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

28-Feb-2005


In no event shall Ti's	liability arising out of	such information e	exceed the total nu	chase price of the	TI nart(s) at issue i	n this document sold by
to Customer on an ar	nnual basis.	Such information e	saceed the total put	chase price of the	ri part(s) at issue i	n this document sold by

查询"84074012A"供应商

J (R-GDIP-T**)

CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- $E. \quad \text{Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.} \\$

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. A

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- a. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated