INTEGRATED CIRCUITS

查询"74ABT657N"供应商

DATA SHEET

74ABT657

Octal transceiver with parity generator/checker (3-State)

Product specification

IC23 Data Handbook







Octal transceiver with parity generator/checker 音響和657N"供应商

74ABT657

FEATURES

- Combinational functions in one package
- Low static and dynamic power dissipation with high speed and high output drive
- Output capability: +64mA/–32mA
- Power-up 3-State
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

DESCRIPTION

The 74ABT657 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT657 is an octal transceiver featuring non-inverting buffers with 3-State outputs and an 8-bit parity generator/checker, and is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 64mA. The Transmit/Receive (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active-High) enables data from A ports to B ports; Receive (active-Low) enables data from B ports to A ports.

The Output Enable (OE) input disables both the A and B ports by placing them in a high impedance condition when the OE input is High. The parity select (ODD/EVEN) input gives the user the option of odd or even parity systems. The parity (PARITY) pin is an output from the generator/checker when transmitting from the port A to B $(T/\overline{R} = High)$ and an input when receiving from port B to A port (T/\overline{R}) = Low). When transmitting $(T/\overline{R} = High)$ the parity select (ODD/EVEN) input is set, then the A port data is polled to determine the number of High bits. The parity (PARITY) output then goes to the logic state determined by the parity select (ODD/EVEN) setting and by the number of High bits on port A. For example, if the parity select (ODD/EVEN) is set Low (even parity), and the number of High bits on port A is odd, then the parity (PARITY) output will be High, transmitting even parity. If the number of High bits on port A is even, then the parity (PARITY) output will be Low, keeping even parity. When in receive mode $(T/\overline{R} = Low)$ the B port is polled to determine the number of High bits. If parity select (ODD/EVEN) is Low (even parity) and the number of Highs on port B is:

- odd and the parity (PARITY) input is High, then ERROR will be High, signifying no error.
- (2) even and the parity (PARITY) input is High, then ERROR will be asserted Low, indicating an error.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50pF; V_{CC} = 5V$	3.3	ns
C _{IN}	Input capacitance	$V_I = 0V \text{ or } V_{CC}$	4	pF
C _{I/O}	I/O capacitance	Outputs disabled; $V_O = 0V$ or V_{CC}	7	pF
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} =5.5V	500	nA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
24-Pin Plastic DIP	-40°C to +85°C	74ABT657 N	74ABT657 N	SOT222-1
24-Pin plastic SO	–40°C to +85°C	74ABT657 D	74ABT657 D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +85°C	74ABT657 DB	74ABT657 DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +85°C	74ABT657 PW	74ABT657PW DH	SOT355-1

PIN CONFIGURATION


PIN DESCRIPTION

SYMBOL	PIN NUMBER	NAME AND FUNCTION
13	PARITY	Parity output
11	ODD/EVEN	Parity select input
12	ERROR	Error output
1	T/R	Transmit/receive input
2, 3, 4, 5, 6, 8, 9, 10	A0 - A7	A port 3-State outputs
23, 22, 21, 20, 17, 16, 15, 14	B0 - B7	B port 3-State outputs
24	ŌĒ	Output enable input (active-Low)
18, 19	GND	Ground (0V)
7	V _{CC}	Positive supply voltage


Octal transceiver with parity generator/checker **穹海"松台**T657N"供应商

74ABT657

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

NUMBER OF HIGH INPUTS		INPUTS	i	INPUT/ OUTPUT	OUTPUTS	
	ŌĒ	T/R	ODD/EVEN	PARITY	ERROR	OUTPUTS MODE
0, 2, 4, 6, 8	L L L	II	H	H L H L	Z Z H L L	Transmit Transmit Receive Receive Receive Receive
1, 3, 5, 7	L L L L	III	H	L H H L H L	Z Z L H L	Transmit Transmit Receive Receive Receive Receive Receive
Don't care	Н	Х	Х	Z	Z	3-State


H = High voltage level

= Low voltage level

X = Don't care Z = High impedance "off" state

74ABT657

LOGIC DIAGRAM



Octal transceiver with parity generator/checker 實際限的T657N"供应商

74ABT657

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	PARAMETER CONDITIONS		UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS UNIT	
31WBOL	TANAMETEN	Min	Max	ONIT
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

^{3.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal transceiver with parity generator/checker **宣海福祉**T657N"供应商

74ABT657

DC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	SYMBOL PARAMETER		TEST CONDITIONS	T _{amb} = +25°C			UNIT		
				Min	Тур	Max	Min	Max	1 1
V _{IK}	Input clamp volt	age	$V_{CC} = 4.5V; I_{IK} = -18mA$		-0.9	-1.2		-1.2	V
			$V_{CC} = 4.5V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	2.5	3.5		2.5		V
V _{OH}	High-level output voltage		$V_{CC} = 5.0V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	3.0	4.0		3.0		V
			$V_{CC} = 4.5V$; $I_{OH} = -32mA$; $V_I = V_{IL}$ or V_{IH}	2.0	2.6		2.0		V
V _{OL}	Low-level outpu	t voltage	$V_{CC} = 4.5V$; $I_{OL} = 64mA$; $V_I = V_{IL}$ or V_{IH}		0.42	0.55		0.55	V
I _I	Input leakage	Control pins	$V_{CC} = 5.5V; V_I = GND \text{ or } 5.5V$		±0.01	±1.0		±1.0	μΑ
	current	Data pins	$V_{CC} = 5.5V; V_I = GND \text{ or } 5.5V$		±5	±100		±100	μΑ
I _{OFF}	Power-off leaka	ge current	V_{CC} 0.0V; V_{O} or $V_{I} \le 4.5V$		±5.0	±100		±100	μΑ
I _{PU} I _{PD}	Power-up/down 3-State output current ³		V_{CC} 2.0V; V_O = 0.5V; V_I = GND or V_{CC} ; V_I OE = V_{CC}		±5.0	±50		±50	μА
I _{IH} + I _{OZH}	3-State output High current		$V_{CC} = 5.5V; V_O = 2.7V; V_I = V_{IL} \text{ or } V_{IH}$		5.0	50		50	μΑ
I _{IL} + I _{OZL}	3-State output L	ow current	$V_{CC} = 5.5V$; $V_O = 0.5V$; $V_I = V_{IL}$ or V_{IH}		-5.0	-50		-50	μΑ
I _{CEX}	Output High lea	kage current	$V_{CC} = 5.5V$; $V_{O} = 5.5V$; $V_{I} = GND$ or V_{CC}		5.0	50		50	μΑ
Io	Output current ¹		$V_{CC} = 5.5V; V_{O} = 2.5V$	-50	-80	-180	-50	-180	mA
Icch			$V_{CC} = 5.5V$; Outputs High, $V_I = GND$ or V_{CC}		0.5	250		250	μΑ
I _{CCL}	Quiescent supp	ly current	$V_{CC} = 5.5V$; Outputs Low, $V_I = GND$ or V_{CC}		20	30		30	mA
I _{CCZ}			V_{CC} = 5.5V; Outputs 3-State; V_{I} = GND or V_{CC}		0.5	250		250	μА
			Outputs enabled, one data input at 3.4V, other inputs at V_{CC} or GND; V_{CC} = 5.5V		0.5	1.5		1.5	mA
Δl _{CC}	Additional supp input pin ²	ly current per	Outputs 3-State, one data input at 3.4V, other inputs at V_{CC} or GND; V_{CC} = 5.5V		50	250		250	μА
			Outputs 3-State, one enable input at 3.4V, other inputs at V_{CC} or GND; $V_{CC} = 5.5V$		0.5	1.5		1.5	mA

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
 This is the increase in supply current for each input at 3.4V.
 This parameter is valid for any V_{CC} between 0V and 2.1V with a transition time of up to 10msec. For V_{CC} = 2.1V to V_{CC} = 5V ± 10%, a transition time of up to 100µsec is permitted.

AC CHARACTERISTICS


GND = 0V; $t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$, $R_L = 500 \Omega$

					LIMITS			
SYMBOL	PARAMETER	WAVEFORMS		T _{amb} = +25°0 V _{CC} = +5.0V	Ç	$T_{amb} = -40$ $V_{CC} = +5$	0 to +85°C .0V ±10%	UNIT
			Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	2	1.1 1.2	3.3 3.0	5.0 4.3	1.1 1.2	5.5 4.8	ns
t _{PLH} t _{PHL}	Propagation delay An to PARITY	1, 2	2.5 2.8	6.5 7.0	8.7 9.1	2.5 2.8	10.1 10.6	ns
t _{PLH} t _{PHL}	Propagation delay ODD/EVEN to PARITY, ERROR	1, 2	1.7 1.9	5.0 5.0	6.6 6.6	1.7 1.9	7.3 7.3	ns
t _{PLH} t _{PHL}	Propagation delay Bn to ERROR	1, 2	3.9 4.0	9.2 9.6	11.7 12.1	3.9 4.0	13.8 14.5	ns
t _{PLH} t _{PHL}	Propagation delay PARITY to ERROR	1, 2	2.7 3.2	6.0 6.4	7.6 8.0	2.7 3.2	9.4 9.4	ns
t _{PZH} t _{PZL}	Output enable time ¹ to High or Low level	3, 4	1.3 1.9	3.8 4.4	5.6 7.0	1.3 1.9	6.6 8.2	ns
t _{PHZ} t _{PLZ}	Output disable time from High or Low level	3, 4	2.4 2.7	5.1 5.4	7.0 7.6	2.4 2.7	7.6 8.1	ns


NOTES:

AC WAVEFORMS


NOTE: For all waveforms, $V_M = 1.5V$.




Waveform 1. Propagation Delay For Inverting Output



Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 2. Propagation Delay For Non-Inverting Output



Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level


1995 Dec 11 7

These delay times reflect the 3-State recovery time only and do not include the delay through the buffers and the parity check circuitry which
affect the ERROR output. To assure *valid* information at the ERROR pin, time must be allowed for the signal to propagate through the
drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output. *Valid* data at the ERROR pin ≥ (B to A)
+ (A to PARITY).

Octal transceiver with parity generator/checker **資本**1657N"供应商

74ABT657

TEST CIRCUIT AND WAVEFORM



DEFINITIONS

t_{PZL} All other closed

open

R_L = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination resistance should be equal to <math>Z_{OUT}$ of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	t _W	t _R	t _F		
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns		

SA00012

Octal transceiver with parity generator/checker 章海姆(日本)T657N"供应商

74ABT657

DIP24: plastic dual in-line package; 24 leads (300 mil)	SOT222-1
SO24: plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1
TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1

Octal transceiver with parity generator/checker **食密馆他**T657N"供应商

74ABT657

NOTES

1995 Dec 11 10

Octal transceiver with parity generator/checker **資富協協**T657N"供应商

74ABT657

	DEFINITIONS				
Data Sheet Identification Product Status Defi		Definition			
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.			
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.			
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1995

All rights reserved. Printed in U.S.A.