

January 1999 Revised June 1999

74LVT162245 • 74LVTH162245 Low Voltage 16-Bit Transceiver with 3-STATE Outputs and 25 Ω Series Resistors in A Port Outputs

General Description

The LVT162245 and LVTH162245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The T/R inputs determine the direction of data flow through the device. The $\overline{\rm OE}$ inputs disable both the A and B ports by placing them in a high impedance state.

The LVT162245 and LVTH162245 are designed with equivalent 25Ω series resistance in both the HIGH and LOW states on the A Port outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The LVTH162245 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These non-inverting transceivers are designed for low-voltage (3.3V) $V_{\rm CC}$ applications, but with the capability to provide a TTL interface to a 5V environment. The LVT162245 and LVTH162245 are fabricated with an advanced BiC-

MOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features


- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH162245), also available without bushold feature (74LVT162245).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- \blacksquare A-port outputs include equivalent series resistance of 25Ω making external termination resistors unnecessary and reducing overshoot and undershoot
- A-port outputs source/sink ±12 mA. B Port outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 162245
- Latch-up performance exceeds 500 mA

Ordering Code:

Order Number	Package Number	Package Description
74LVT162245MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT162245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH162245MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH162245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



© 1999 Fairchild Semiconductor Corporation

DS012446

74LVT162245 • 74LVTH162245

Connection Diagram



Pin Descriptions

Pin Names	Description
ŌE _n	Output Enable Input (Active LOW)
T/R _n	Transmit/Receive Input
A ₀ -A ₁₅	Side A Inputs/3-STATE Outputs
B ₀ –B ₁₅	Side B Inputs/3-STATE Outputs

Truth Tables

Inputs		Outputs
OE₁ T/R₁		
L	L	Bus B ₀ -B ₇ Data to Bus A ₀ -A ₇
L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇
н х		HIGH-Z State on A ₀ -A ₇ , B ₀ -B ₇


Inp	outs	Outputs
OE ₂	T/R ₂	
L	L	Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅
L	Н	Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅
Н	Х	HIGH-Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅


H = HIGH Voltage Level L = LOW Voltage Level

Functional Description

The LVT162245 and LVTH162245 contain sixteen non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagrams





Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

X = Immaterial

Z = High Impedance

Absolute	Maximum	Ratings(Note 1)
----------	---------	-----------------

Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +4.6		V	
V _I	DC Input Voltage	-0.5 to +7.0		V	
$\overline{v_o}$	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)	7 °	
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA	
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA	
lo	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA	
		128	V _O > V _{CC} Output at LOW State	7 '''^	
I _{CC}	DC Supply Current per Supply Pin	±64		mA	
I _{GND}	DC Ground Current per Ground Pin	±128		mA	
T _{STG}	Storage Temperature	-65 to +150		°C	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units	
V _{CC}	Supply Voltage		2.7	3.6	V
VI	Input Voltage		0	5.5	V
I _{OH}	High-Level Output Current E			-32	mA
		A Port		-12	""
I _{OL}	Low-Level Output Current	B Port		64	mA
	A			12	l IIIA
T _A	Free Air Operating Temperature		-40	+85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V-2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2: IO Absolute Maximum Rating must be observed.

74LVT162245 • 74LVTH162245

			V _{cc} (V)	T _A = -	40°C to +85	°C		
Symbol	Parame	eter		Min	Typ (Note 3)	Max	Units	Conditions
V _{IK}	Input Clamp Diode Voltage	ge	2.7			-1.2	٧	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0			٧	V _O ≤ 0.1V or
V _{IL}	Input LOW Voltage		2.7-3.6			0.8	٧	V _O ≥ V _{CC} – 0.1V
V _{OH}	Output HIGH Voltage	A Port	3.0	2.0				I _{OH} = -12 mA
		B Port	2.7–3.6	V _{CC} -0.2			v	I _{OH} = -100 μA
			2.7	2.4				I _{OH} = -12 mA
			3.0	2.0				I _{OH} = -32 mA
√ _{OL}	Output LOW Voltage	A Port	3.0			0.8		I _{OL} = 12 mA
		B Port	2.7			0.2		$I_{OL} = 100 \mu A$
			2.7			0.5] _v	I _{OL} = 24 mA
			3.0			0.4]	I _{OL} = 16 mA
			3.0			0.5		I _{OL} = 32 mA
			3.0			0.55		I _{OL} = 64 mA
I(HOLD) (Note 4)	Bushold Input Minimum Drive		3.0	75			μА	V _I = 0.8V
(Note 4)				-75			L	V _I = 2.0V
I(OD)	Bushold Input Over-Drive	е	3.0	500			μА	(Note 5)
(Note 4)	Current to Change State			-500			μ,,	(Note 6)
ı	Input Current		3.6			10		$V_I = 5.5V$
		Control Pins	3.6			±1	μΑ	V _I = 0V or V _{CC}
		Data Pins	3.6			5]	$V_I = 0V$
						1		$V_I = V_{CC}$
OFF	Power Off Leakage Curr	ent	0			±100	μА	$0V \le V_I \text{ or } V_O \le 5.5V$
PU/PD	Power Up/Down 3-STATECurrent		0-1.5V			±100	μА	$V_O = 0.5V \text{ to } 3.0V$ $V_I = \text{GND to } V_{CC}$
OZL	3-STATE Output Leakage Current		3.6			− 5	μА	V _O = 0.5V
OZH	3-STATE Output Leakage Current		3.6			5	μА	V _O = 3.0V
OZH ⁺	3-STATE Output Leakage Current		3.6			10	μΑ	V _{CC} < V _O ≤ 5.5V
ссн	Power Supply Current		3.6			0.19	mA	Outputs HIGH
CCL	Power Supply Current		3.6			5	mA	Outputs LOW
ccz	Power Supply Current		3.6			0.19	mA	Outputs Disabled
ccz ⁺	Power Supply Current		3.6			0.19	mA	V _{CC} ≤ V _O ≤ 5.5V, Outputs Disabled
71 ^{CC}	Increase in Power Suppl (Note 7)	y Current	3.6			0.2	mA	One Input at V _{CC} – 0.6V Other Inputs at V _{CC} or GND

Note 3: All typical values are at V_{CC} = 3.3V, T_A = 25°C.

Note 4: Applies to Bushold versions only (74LVTH162245).

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 8)

Symbol	B	v _{cc}		T _A = 25°C		Conditions C ₁ = 50 pF	
	Parameter	(v)	Min	Тур	Max	Units	$R_L = 500\Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		٧	(Note 9)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 9)

Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

Symbol			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF, } R_L = 500\Omega$						
	Parameter		V _{CC} =	Units					
		Min	Typ (Note 10)	Max	Min	Max]		
t _{PLH}	Propagation Delay Data to A Port Output	1.0		4.0	1.0	4.6	ns		
t _{PHL}		1.0		3.7	1.0	4.1	lis		
t _{PLH}	Propagation Delay Data to B Port Output	1.0		3.5	1.0	3.9	ns		
t _{PHL}		1.0		3.5	1.0	3.9	115		
t _{PZH}	Output Enable Time for A Port Output	1.0		5.3	1.0	6.3			
t_{PZL}		1.0		5.6	1.0	7.2	ns		
t _{PZH}	Output Enable Time for B Port Output	1.0		4.6	1.0	5.4	ns		
t_{PZL}		1.0		5.3	1.0	6.9	113		
t _{PHZ}	Output Disable Time for A Port Output	1.5		5.6	1.5	6.3	ns		
t_{PLZ}		1.5		5.5	1.5	5.5	113		
t _{PHZ}	Output Disable Time for B Port Output	1.5		5.4	1.5	6.1	ns		
t_{PLZ}		1.5		5.1	1.5	5.4	115		
toshl	A Port Output to Output Skew			1.0		1.0	ns		
toslh	(Note 11)			1.0		1.0	l IIS		
toshl	B Port Output to Output Skew			1.0		1.0	ns		
toslh	(Note 11)			1.0		1.0	115		

Note 10: All typical values are at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$.

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0V, V_{O} = 0V \text{ or } V_{CC}$	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

查询"74LVTH162245MTDX"供应商

₹ 1	٦
74LVT162245 • 74LVTH162245	
416	
⇟⇃	
4	
•	
245	
622	
E	
4	
^	

6

