


N-Channel 25-V (D-S) MOSFET

PRODUCT SUMMARY

V _{DS} (V)	R _{DS(on)} (Ω)	I _D (A) ^a		Q _g (Typ.)
		Silicon Limit	Package Limit	
25	0.0014 at V _{GS} = 10 V	229	60	46 nC
	0.0018 at V _{GS} = 4.5 V	202	60	

Package Drawing

www.vishay.com/doc?72945

Top surface is connected to pins 1, 5, 6, and 10

Ordering Information: SiE882DF-T1-GE3 (Lead (Pb)-free and Halogen-free)


FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET[®] Gen III Power MOSFET
- Ultra Low Thermal Resistance Using Top-Exposed PolarPAK[®] Package for Double-Sided Cooling
- Leadframe-Based New Encapsulated Package
 - Die Not Exposed
 - Same Layout Regardless of Die Size, ≤ 100 V
- Low Q_{gd}/Q_{gs} Ratio Helps Prevent Shoot-Through
- 100 % R_g and UIS Tested
- Compliant to RoHS Directive 2002/95/EC

RoHS
COMPLIANT
HALOGEN
FREE

APPLICATIONS

- VRM
- DC/DC Conversion: Low-Side
- Server Vcore

N-Channel MOSFET
For Related Documents
www.vishay.com/ppg?65002ABSOLUTE MAXIMUM RATINGS T_A = 25 °C, unless otherwise noted

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	25	V
Gate-Source Voltage	V _{GS}	± 20	
Continuous Drain Current (T _J = 150 °C)	I _D	229 (Silicon Limit)	A
		60 ^a (Package Limit)	
		60 ^a	
		47 ^{b, c}	
		41 ^{b, c}	
Pulsed Drain Current	I _{DM}	100	
Continuous Source-Drain Diode Current	I _S	60 ^a	
		4.3 ^{b, c}	
Single Pulse Avalanche Current	I _{AS}	50	
Avalanche Energy	E _{AS}	125	mJ
Maximum Power Dissipation	P _D	125	W
		80	
		5.2 ^{b, c}	
		3.3 ^{b, c}	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to 150	°C
Soldering Recommendations (Peak Temperature) ^{d, e}		260	

Notes:

a. Package limited is 60 A.

b. Surface Mounted on 1" x 1" FR4 board.

c. t = 10 s.

d. See Solder Profile (www.vishay.com/doc?73257). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

SiE882DF

Vishay Siliconix 供应商



THERMAL RESISTANCE RATINGS

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{a, b}	$t \leq 10$ s	R_{thJA}	20	24	°C/W
Maximum Junction-to-Case (Drain Top)	Steady State	R_{thJC} (Drain)	0.8	1	
Maximum Junction-to-Case (Source) ^{a, c}		R_{thJC} (Source)	2.2	2.7	

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
b. Maximum under Steady State conditions is 68 °C/W.
c. Measured at source pin (on the side of the package).







SPECIFICATIONS $T_J = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA	25			V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	I _D = 250 μA		25		mV/°C
V _{GS(th)} Temperature Coefficient	ΔV _{GS(th)} /T _J			- 6.0		
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	1.0	1.7	2.2	V
Gate-Source Leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ± 20 V			± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 25 V, V _{GS} = 0 V			1	μA
		V _{DS} = 25 V, V _{GS} = 0 V, T _J = 55 °C			10	
On-State Drain Current ^a	I _{D(on)}	V _{DS} ≥ 5 V, V _{GS} = 10 V	25			A
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 10 V, I _D = 20 A		0.0011	0.0014	Ω
		V _{GS} = 4.5 V, I _D = 20 A		0.0015	0.0018	
Forward Transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 20 A		125		S
Dynamic ^b						
Input Capacitance	C _{iss}	V _{DS} = 12.5 V, V _{GS} = 0 V, f = 1 MHz		6400		pF
Output Capacitance	C _{oss}			1400		
Reverse Transfer Capacitance	C _{rss}			550		
Total Gate Charge	Q _g	V _{DS} = 12.5 V, V _{GS} = 10 V, I _D = 20 A		96	145	nC
		V _{DS} = 12.5 V, V _{GS} = 4.5 V, I _D = 20 A		46	70	
Gate-Source Charge	Q _{gs}			18		
Gate-Drain Charge	Q _{gd}			12		
Gate Resistance	R _g	f = 1 MHz	0.2	1.1	2.2	Ω
Turn-On Delay Time	t _{d(on)}	V _{DD} = 12.5 V, R _L = 1.25 Ω I _D ≅ 10 A, V _{GEN} = 4.5 V, R _g = 1 Ω		45	70	ns
Rise Time	t _r			170	255	
Turn-Off Delay Time	t _{d(off)}			65	100	
Fall Time	t _f			85	130	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 12.5 V, R _L = 1.25 Ω I _D ≅ 10 A, V _{GEN} = 10 V, R _g = 1 Ω		20	30	
Rise Time	t _r			15	25	
Turn-Off Delay Time	t _{d(off)}			45	70	
Fall Time	t _f			10	15	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			60	A
Pulse Diode Forward Current ^a	I _{SM}				100	
Body Diode Voltage	V _{SD}	I _S = 10 A		0.8	1.2	V
Body Diode Reverse Recovery Time	t _{rr}	I _F = 10 A, dI/dt = 100 A/μs, T _J = 25 °C		55	85	ns
Body Diode Reverse Recovery Charge	Q _{rr}			70	105	nC
Reverse Recovery Fall Time	t _a			25		ns
Reverse Recovery Rise Time	t _b			30		

Notes:






- a. Pulse test; pulse width ≤ 300 μ s, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

Output Characteristics

Transfer Characteristics

On-Resistance vs. Drain Current and Gate Voltage

Capacitance

Gate Charge

On-Resistance vs. Junction Temperature

SiE882DF

Vishay Siliconix 供应商




**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted* $V_{GS} >$ minimum V_{GS} at which $R_{DS(on)}$ is specified

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted


* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

SiE882DF

[Vishay Siliconix 供应商](#)

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65002.

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.