~

-

										R	EVI	SIO	NS								-				
LTR	DESCRIPTION Change operating temperature range. Change table I limits for														TE (1		-			ROVE					
	Chan ^I X1L Edite	, ¹ x2	Ή' ⁷	Ά, 1	4, 2	З, а	and	40A.	ige. A	Ch dd f	ang oot	e ta note	ible 8	I 1 to 1	limi tabl	ts f e I.	or	1988 DEC 20			1.a. fg.				
			· · · · · · · · · · · · · · · · · · ·																						
REV	T		Т-		r-	<u>г</u>	-	<u> </u>			<u> </u>	<u> </u>	1	T	<u> </u>	r		1-	I	1	r –	T	—	—	-
SHEET	-+		+-	+		┢──	\vdash	┢──		-	┝	┼─			┝			┢	┢	┞	╀─	┝─		╋	╂—
REV			╈	+							┢──		┝	-				┢─	<u> </u>	┢	┢	-	┢	+	
SHEET	2	2 2:	3 24	1 25				Î			\square													╆	
REV STAT			REV		Α	А		А	А	Α	A	A	A											A	
OF SHEE	TS 		HEE	T	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
PMIC N/A	DAR		ED		PREPARED BY Bray A. Pot CHECKED BY								DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444							ER					
DR	MILITARY Ray Monnin DRAWING APPROVEDLY							SE	ICRO ERIA ILIC	IL CI	CUIT Ommu	S, D NIC/		TAL, NS (NM CONT	OS (ROLL	DUAL ER,	UN MO	IVER	SAL THIC					
FOR USE BY AND AG		IG IS AVAILABLE DRAWING APPROVAL CATE LL DEPARTMENTS ICIES OF THE 4 MAY 1988 IT OF DEFENSE REVISION LEVEL								size A			AGE (59	62	-8	68	10				
	/A				A							S	SHE	ET		1	-	OF	25						
ESC FORM	193	-														•	U.S. G	OVERN				HCE: 19	87 —	748-12	9/60911

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E1137

查询"5962-8681001XA"供应商				
1. SCOPE				
1.1 Scope. This drawing describes with 1.2.1 of MIL-STD-883, "Provision: non-JAN devices".	device requi s for the use	rements for class B m of MIL-STD-883 in co	icrocircuits njunction with	in accordance h compliant
1.2 Part number. The complete part	t number shal	l be as shown in the	following exa	nple:
<u>5962-86810</u>		<u>×</u>	-	<u>×</u>
	vice type 1.2.1)	Case outline (1.2.2)		l Inish per 1-38510
1.2.1 <u>Device type</u> . The device type	e shall ident	ify the circuit funct	ion as follows	5:
Device type Generic	number	Circuit	function	
01 685	62	Dual universal controller (DU	serial commun SCC)	lications
1.2.2 <u>Case outline</u> . The case outlines follows:	ne shall be a	as designated in appe	ndix C of MIL-	M-38510, and
Outline letter		Case outl	ine	
x	D-14 (48-1	ead, 2.435" x .620"	x .225"), dual	-in-line package
1.3 Absolute maximum ratings.				-
Maximum power dissipation (P_D) - Lead temperature (soldering, 10 Junction temperature Thermal resistance, junction-to-	case (O _{JC}) -	+175°C	, appendix C	
1.4 Recommended operating condition	<u>s</u> .			
Supply voltage (V _{CC}) High level input voltage (V _{IH}):		4.5 V dc to 5.5	V dc	
High level input voltage (V _{IH}): All except X1/CLK		2.0 V		
Low level input voltage (V _{IL}): All except X1/CLK		•		
X1/CLK		0.8 V 0.4 V		
Low level output current (I _{OL}): All except DONEN and IRQN		5.3 mA		
DONEN and IRQN		– – 8,8 mA – – –400 µA		
Case operating temperature range	(T _C)	55°C to +110°C		
STANDARDIZED	SIZE	I		
MILITARY DRAWING	A		5962-8681	D
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SH	EET 2
SC FORM 193A SEP 87		<u>^</u>		2 PRINTING OFFICE: 1988-550-547

~

~

<u> 查询"5962-8681001XA"供应商</u>

2.1 <u>Government specification and standard</u>. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Logic diagram. The logic diagram shall be as specified on figure 2.

3.2.3 Case outline. The case outline shall be in accordance with 1.2.2 herein.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.

3.4 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.

3.5 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.6 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

STANDARDIZED MILITARY DRAWING	size A		5962-86810
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096

Test	Symbol		_55°C <	onditi	ons 110°C	Group A subgroups		nits	Unit	
			4.5 V	< Vcc	< 5.5 V Tse spect	fied			Max	
Power supply current	Icc		V(CC = 5	.5 V		1,2,3		325	mA
Output low voltage, except DONEN and IRQN	V _{OL}	v _c	c = 4.5 V	I _{OL}	= 5.3 mA		1,2,3		0.5	۷
Output voltage low DONEN and IRQN	VOL	Vc	c = 4.5 V	I _{OL} -	* 8.8 mA		1,2,3		0.5	V
Output high voltage	V _{OH}	v _c	c = 4.5 V	I _{OH} =	-400 μA		1,2,3	2.4		γ
Open collector output leakage current	IOC	VC	c = 5.5 V V ₀ = 0 V	to V _{C(}	;		1,2,3		10	μA
Input low voltage, all except X1/CLK	V _{IL1}						1,2,3		0.8	V
Input low voltage, X1/CLK	۷ _{IL2}						1,2,3		0.4	۷
Input high voltage, all except X1/CLK	V _{IH1}						1,2,3	2.0		۷
Input high voltage, X1/CLK	V _{IH2}	1					1,2,3	2.4	1	۷
Three-state leakage current	IOZ	۷ ₀	= 0 V to V _{CC} = 5.5	vcc v	- , ,,		1,2,3	-10	10	μA
X1/CLK low input current	IXIL	1	= 5.5 V IN = 0 V, IN = 0 V,	X2/ID	CN float CN groun	3/ ed ded	1,2,3	-5.0 -2.0		mA mA
K1/CLK high input current	IX1H	VC	= 5.5 V IN = V_{CC} , IN = V_{CC} ,	X2/ID X2/ID	CN float CN groun	3/ ed ded	1,2,3		 36.0 1.0	mA mA
(2/IDCN low input current	I _{X2L}	VCC	= 5.5 V IN = 0 V,	X1/CL	K floate	<u>3/</u>	1,2,3	-100		μA
(2/IDCN high input current	I _{X2H}	۷ _{CQ}	= 5.5 V IN = V _{CC} ,	X1/CL	K floate	<u>3/</u>	1,2,3		100	μA
See footnotes at end of table	•							<u> </u>	: !	
STANDARDIZED		size A			5962-86810					
DEFENSE ELECTRONICS SUPPL DAYTON, OHIO 45444					REVISION	LEVEL		SHEET		

•

٠

查询"5962-8681001XA"供历 TABLE 1	1	Condi	tions 1/2/	Group A	I Lim	its	Unt
Test	Symbol	-55°C < TC 4.5 V < VC unless othe	<pre>< +110°C</pre>	s ubgroups	 1417n 	Max	
Input leakage current	IIH	$V_{\rm CC} = 5.5 V V_{\rm I}$	N = 5.5 V	1,2,3		10	μA
Input low current. all except DTCN, RTxDAKA/B, TxDAKA/B	IIL	V _{CC} = 5.5 V V _{IN} = 0 V		1,2,3	- 100		μ Α
Input low current, remaining input pins	IIL	V _{CC} = 5.5 V V _{IN} = 0 V		1,2,3	-10		μA
Functional tests		see 4.3.1d		7,8			
RESETN pulse width		 see figure 3 		9,10,11	1.2		μS
Al-A6 setup time to CSN low	2	see figures 4 a	and 6	9,10,11	10		ns
Al-A6 hold time from CSN high	3			9,10,11	0		ns
R/WN setup time to CSN low	4			9,10,11	0		ns
R/WN hold time to CSN high	5	F I I		9,10,11	0		ns
CSN high pulse width <u>4</u> /	6			9,10,11	160		ns
CSN or IACKN high from DTACKN low	7	see figures 4,	6, and 7	9,10,11	30		ns
IACKN high to DTACKN high	7A	see figure 7	· · · · · · · · · · · · · · · · · · ·	9,10,11		200	ns
Data valid from CSN or IACKN low	8	see figures 4 a	ind 7	9,10,11		300	ns
See footnotes at end of table				<u> </u>	I		
STANDARDIZED MILITARY DRAWI		SIZE A		5962-86	5810		
DEFENSE ELECTRONICS SUPPI	LY CENTER		REVISION LEVEL		SHEET		

1

.

```
Powered by ICminer.com Electronic-Library Service CopyRight 2003
```

.

•

		Conditions 1/2	Group A		ts	Unit
Test	Symbol 	$\begin{array}{c c} -55^{\circ}C < T_{C} < \pm 110^{\circ}C \\ 4.5 V < V_{CC} < 5.5 V \\ unless otherwise specified \end{array}$	subgroups	Min	Max	
Data bus floating from CSN high <u>5</u> /	9	see figure 4	9,10,11		100	ns
Data hold time from DTACKN low <u>6</u> /	10	see figure 6	9,10,11	0		ns
DTACKN low from read data ready	11	see figures 4 and 7	9,10,11	0		ns
DTACKN low from CSN low	12	see figures 4 and 6	9,10,11		560	ns
CSN low to write data valid	12A	see figure 6	9,10,11		50	ns
DTACKN high from CSN high	13	see figures 4 and 6	9,10,11		150	ns
DTACKN high impedance from CSN high	14	-	9,10,11		185	ns
DTACKN low from IACKN low	15	see figure 7	9,10,11		550	ns
GPI input setup time CSN low	16	see figure 8	9,10,11	20		ns
GPI input hold time from CSN low	17	-	9,10,11	100		ns
GPO output valid from DTACKN low	18	-	9,10,11		300	ns
See footnotes at end of table	•					
STANDARDIZED MILITARY DRAWIN	IG	SIZE A	5962-86	810		

1

•

٠

查询"5962-8681001入A"供应	T	<u> </u>	C	onditi	ons 1/2/	Group A		its	Uni
Test	Symbo] 		-55 C < 4.5 V unless	<u>< V_{CC} othern</u>	+110°C < 5.5 V Tse specified	subgroup: 		Max	
IRQN high from: Read RxFIFO (RxRDY interrupt) Write TxFIFO (TxRDY interrupt) 7/ Write receive status register (Rx condition interrupt) 7/	19	see	e figure	9		9,10,11		450	ns ns
Write transmit/receive status register (Rx/Tx interrupt) 7/ Write input counter/timer status register (port]]]]							400	ns ns
change and CT int.) 7/		1 					} 	400	l Ins
X1/CLK high or low time X1/CLK frequency CTCLK high or low time CTCLK frequency RxC high or low time RxC frequency (16x or 1x) 8/ TxC high or low time TxC frequency (16x or 1x)	20	see	figure	10		9,10,11	25 2.0 100 110 110 0 110 0	16	ns MHz ns MHz ns MHz ns
TxD output from TxC input low (lx) (l6x)	21	see	figure	11		9,10,11		240 435	ns
TxD output from TxC output low	22					9,10,11		50	ns
RxD data setup time to RxC high	23	see	figure	12		9,10,11	50		ns
RxD data hold time from RxC high	24					9,10,11	50		ns
IACKN low to IDCN low	25	see	figure	13		9,10,11	1	200	ns
Data valid from received DMA acknowledge (RTxDAKN)	26	see	figure	15		9,10,11		300	ns
DTCN width	27	see	figures	14 ar	d 15	9,10,11	100	i i	ns
See footnotes at end of table.			• ių			·	. <u> </u>		<u> </u>
STANDARDIZED MILITARY DRAWIN	G		size A			5962-86	5810		
DEFENSE ELECTRONICS SUPPLY (DAYTON, OHIO 45444	CENTER				REVISION LEVEL		SHEET	7	

•

•

Powered by ICminer.com Electronic-Library Service CopyRight 2003

Test	 Symbol	Condit	:10ns 1/	2/ Group A		its	Unit
		-55°C < TC < 4.5 V < VCC unless other	< 5.5 V wise specifi	ed	MIN	Max	
DTACKN low to DTCN low	28	see figures 14	and 15	9,10,11	80	 	ns I
Data bus float from DTCN low <u>5</u> /	29	see figure 15 		9,10,11		200	Ins
DMA acknowledge (TxDAKN or RTxDAKN) low to DTACKN low	30	see figures 14	and 15	9,10,11		360	ns
DTACKN high from DTCN low	31	T 		9,10,11	† 	230	ns
DTACKN high impedance from DTCN low	32	T 		9,10,11	† 	250	ns
Receive DMA request (RTxDRQN) high from DMA acknowledge (RTxDAKN)	33	see figure 15		9,10,11		325	ns
Receive DMA acknowledge (RTxDAKN) width	34			9,10,11	150		ns
Receive DMA acknowledge (RTxDAKN) low to DONEN low	35			9,10,11		250	ns
Data setup to DTCN low	36	see figure 14	<u> </u>	9,10,11	50		٦s
Data hold from DTCN low <u>9</u> /	37	T		9,10,11	50		ns
Transmit DMA request (TxDRQN) high from acknowledge (TxDAKN)	38	-		9,10,11		340	ns
Fransmit DMA acknowledge (TxDAKN) width	39	•		9,10,11	150		ns
<pre>'ransmit DMA acknowledge (TxDAKN) low to DONEN low output</pre>	40			9,10,11		250	ns
DTCN low DONEN output high	40A			9,10,11		260	ns
ee footnotes at end of table.	<u> </u>	<u> </u>			<u> </u>	1	
STANDARDIZED		SIZE A		5050.0	5010	<u> </u>	
MILITARY DRAWIN			REVISION LE	5962-8	SHEET		

SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547


•

•


Test	Symbol	-55°C < 4.5 V	onditions T <u>c < +110</u> °C < V <u>cc <</u> 5.5 V	<u>1/2/</u>	Group A subgroups		its Max	Uni
CSN low to transmit DONEN low output	41	unless see figure	otherwise spe	cified	9,10,11	 	300	ns
	ļ 				ļ			
CSN low to transmit DMA request negated (TxDRQN)	42				9,10,11		400	ns
CSN low to receive DONEN low	43	Г 			9,10,11		300	ns
CSN low to receive DMA request negated (RTxDRQN)	44	F			9,10,11		400	ns
1/ All voltage measurements a inputs except X1/CLK swing X1/CLK, this swing is betw voltages of 0.2 V and 2.4 V	between een 0.4 V	0.4 V and 2. / and 4.4 V.	4 V with a to	ransition	time of 20) ne ma	aximum	For
2/ Test condition for outputs interrupt outputs: CL = 50	: C _L = 1 D pF, R _L	50 pF, excep = 2.7 k ohm	t interrupt o to V _{CC} .	utputs.	Test condi	tion f	or	
3/ X1/CLK and X2/IDCN are not	tested w	with a crysta	1 installed.					
4/ This specification will im repeating bus cycles are no	oose maxi ot perfor	mum 68000 CP med.	U CLK to 6 MH	z. Highe	r CPU CLK c	an be	used i	f
5/ These values were not expl	icitly te	sted, they a	re guaranteed	by desi	gn and char	acteri	zation	dat
5/ Execution of the valid comm figure 14).	mand (aft	er it is lat	ched) require	s three	falling edg	es of	X1 (se	e
/ These timings are from the	falling	edge of DTAC	KN (not CSN r	ising).				
/ X1/CLK frequency must be at	: least 4	times the r	eceiver seria	1 data r	ate.			
/ In single address DMA mode	write op	eration, dat	a is latched	by the f	alling edge	of DT	CN.	
STANDARDIZED MILITARY DRAWIN	G	size A			5962-868	310		
DEFENSE ELECTRONICS SUPPLY	CENTER		REVISIO	N LEVEL		SHEET		


F


• •



.










.


.





-








.


-

☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913



.

.



查询"5962-8681001XA"供应商 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.8 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_{A} = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

- 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 shall consist of verifying the functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available from the approved sources of supply.
- 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_{A} = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	size A		5962 -	86810
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	L	SHEET 20

DESC FORM 193A SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

MIL-STD-883 test requirements	Subgroups (per method 5005, table I) <u>1</u> /
Interim electrical parameters (method 5004)	1
Final electrical test parameters (method 5004)	1*,2,3,7,8,9, 10,11
Group A test requirements (method 5005)	1,2,3,7,8,9, 10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

查询"5962-8681001XA"供应商 ABLE II. <u>Electrical test requirements</u>.

* PDA applies to subgroup 1.

1/ Any subgroup at the same temperature may be combined using a multifunction tester.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

STANDARDIZED MILITARY DRAWING	size A		5962-	-86810	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET 21	
DESC FORM 193A SEP 87		A	☆ U.S. GOVERNN	IENT PRINTING OFFICE:	1987-549-096

6.3 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

-

.

6.4 Pin descriptions.

Mnemonic	<u>Pin</u>	Туре	Name and function						
A6-A1	45-47 2-4	I	Address lines: Active high. Address inputs which specify which of the internal registers is accessed for read/write operations.						
D7-D0,	18-21 28-31	I/O	Bidirectional data bus: Active high, three-state. Bit 0 is the LSB and bit 7 is the MSB. All data, command, and status transfers between the CPU and the DUSCC take place over this bus. The data bus is enabled when CSN is low, during interrupt acknowledge cycles and single address DMA acknowledge cycles.						
R ∕₩N	26	I	Read/Write: A high input indicates a read cycle and a low inpu indicates a write cycle when a cycle is initiated by assertion the CSN input.						
CSN	25	I	Chip select: Active low input. When low, data transfers between the CPU and the DUSCC are enabled on DO-D7 as controlled by R/WN and A1-A6 inputs. When CSN is high, the DUSCC is isolated from the data bus (except during interrupt acknowledge cycles and single address DMA transfers) and DO-D7 are placed in the 3-state condition.						
IRQN	6	0	Interrupt request: Active low, open drain. This output is asserted upon occurrence of any enabled interrupting condition. The CPU can read the general status register to determine the interrupting condition(s), or can respond with an interrupt acknowledge cycle to cause the DUSCC to output an interrupt vector on the data bus.						
IACKN	1	I	Interrupt acknowledge: Active low. When IACK is asserted, the DUSCC responds by placing the contents of the interrupt vector register (modified or unmodified by status) on the data bus and asserting DTACKN. If no active interrupt is pending, DTACKN is not asserted.						
X1/CLK	43	I	Crystal or external clock: When using the crystal oscillator, the crystal is connected between pins X1 and X2. If a crystal is not used, an external clock must be supplied at this input. This clock input is used to drive the internal bit rate generator, as an optional input to the counter/timer (CT) or digital phase lock loop (DPLL), and to provide other required clocking signals.						
X2/IDCN	42	I /0	Crystal or interrupt daisy chain: When a crystal is used as the timing source, the crystal is connected between pins X1 and X2. This pin can be programmed to provide an interrupt daisy chain active low output which propagates the IACKN signal to lower priority devices if no active interrupt is pending. This pin should be grounded when an external clock is used on X1 and X2 and is not used as an interrupt daisy chain output.						
STAN MILITAF			SIZE 5962-86810						
DEFENSE ELEC		UPPLY CE	NTER REVISION LEVEL SHEET 22						
DESC FORM 193A SEP 87			☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096						

询"5962-8681 <u>Mnemonic</u>	<u>001XA"</u>	供应商	Name and function						
RESETN	7	I	Master reset: Active low. A low on this pin resets the transmitters and receivers and resets the registers shown in figure 2. Reset is asynchronous, i.e., no clock is required.						
RxDA,RxDB	37,12	I	Channel A (B) receiver serial data input: The least significant bit is received first. If external receiver clock is specified for the channel, the input is sampled on the rising edge of the clock.						
TxDA,TxDB	36,13	0	Channel A (B) transmitter serial data output: The least significant bit is transmitted first. This output is held in the marking (high) condition when the transmitter is disabled or when the channel is operating in local loopback mode. If external transmitter clock is specified for the channel, the data is shifted on the falling edge of the clock.						
RTxCA,RTxCB	39,10	I/O	Channel A (B) receiver/transmitter clock: As an input it can be programmed to supply the receiver, transmitter, counter/timer, o DPLL clock. As an output, can supply the counter/timer output, the transmitter shift clock (1X), or the receiver sampling clock (1X). The maximum external receiver/transmitter clock frequency is 4 MHz.						
TRXCA, TRXCB	40.,9	I/O	Channel A (B) transmitter/receiver clock: As an input it can supply the receiver, transmitter, counter/timer, or DPLL clock. As an output, it can supply the counter/timer output, the DPLL output, the transmitter shift clock (1X), the receiver sampling clock (1X), the transmitter bit rate generator (BRG) clock (16X), the receiver BRG (16X), or the internal system clock (X1/2). The maximum external receiver/transmitter clock frequency is 4 MHz.						
CTSA/BN, LCA/BN	32,17	I/O	Channel A (B) clear to send input or loop control output: Active low. The signal can be programmed to act as an enable for the transmitter when not in loop mode. The DUSCC detects logic level transitions on this input and can be programmed to generate an interrupt when a transition occurs. When operating in bit oriented protocol (BOP) loop mode, this pin becomes a loop control output which is asserted and negated by DUSCC commands. This output provides the means of controlling external loop interface hardware to go on-line and off-line without disturbing operation of the loop.						
DCDA/BN, SYNIA/BN	38,11	I	Channel A (B) data carrier detect or external sync input: The function of this pin is programmable. As a DCD active low input, it acts as an enable for the receiver or can be used as a general purpose input. For the DCD function, the DUSCC detects logic level transitions on this input and can be programmed to generate an interrupt when a transition occurs. As an active low external sync input, it is used in character oriented protocol (COP) modes to obtain character synchronization without receipt of a SYN character. This mode can be used in disc or tape controller applications or for the optional byte timing lead in protocol standard X.21.						
STAND		ED	SIZE 5000 00010						
MILITARY	' DRA	WING	A 5962-86810						
DEFENSE ELECTR	IONICS SL	IPPI Y CEN	ER REVISION LEVEL SHEET 23						

• •

查询"5962-8687	1001XA	、"供应商							
Mnemonic	<u>Pin</u>	Туре		<u>Na</u>	ame an	d function			
RTxDRQA/BN, GPO1A/BN	34,15	O	purpos output are av or the enable the DM In non	Channel A (B) receiver/transmitter DMA service request or general purpose output: Active low. For half duplex DMA operation, this output indicates to the DMA controller that one or more characters are available in the receiver FIFO (when the receiver is enabled) or the transmit FIFO is not full (when the transmitter is enabled). For full-duplex DMA operation, this output indicates to the DMA controller that data is available in the receiver FIFO. In non DMA mode, this pin is a general purpose output that can be asserted and negated under program control.					
TxDRQA/BN, GPO2A/BN, RTSA/BN	33,16	0	output operat transm full d purpos	or reques ion, this it FIFO is uplex DMA e output o	st-to- outpur s not mode, or a re	send: Active t indicates to full and can a this pin can b	low. For the DMA c ccept more be program	or general purpose full duplex DMA ontroller that the data. When not in med as a general hich can be asserted	
RTxDAKA/BN, GPI1A/BN	44,5	Ι	purpos operat contro (read full d the DU the re the st	Channel A (B) receiver/transmitter DMA acknowledge or general purpose input: Active low. For half duplex single address DMA operation, this input indicates to the DUSCC that the DMA controller has acquired the bus and that the requested bus cycle (read receiver FIFO or load transmitter FIFO) is beginning. For full duplex single address DMA operation, this input indicates to the DUSCC that the DMA controller has acquired the bus and that the requested read receiver FIFO bus cycle is beginning. Because the state of this input can be read under program control, it can be used as a general purpose input when not in single address DMA mode.					
TxDAKA/BN, GPI2A/BN	35,14	Ι	Active addres DUSCC reques the sta be use	Channel A (B) transmitter DMA acknowledge or general purpose input: Active low. When the channel is programmed for full duplex single address DMA operation, this input is asserted to indicate to the DUSCC that the DMA controller has acquired the bus and that the requested load transmitter FIFO bus cycle is beginning. Because the state of this input can be read under program control, it can be used as a general purpose input when not in full duplex single address DMA mode.					
DTACKN	22	0	Data transfer acknowledge: Active low, 3-state. DTACKN is asserted on a write cycle to indicate that the data on the bus has been latched, and on a read cycle or interrupt acknowledge cycle to indicate valid data is on the bus. The signal is negated when completion of the cycle is indicated by negation of the CSN or IACKN input, and returns to the inactive state (3-state) a short period after it is negated. In single address DMA mode, data is latched with the falling edge of DTCN. DTACKN is negated when completion of the cycle is indicated by the assertion of DTCN or negation of DMA acknowledge inputs (whichever occurs first), and returns to the inactive state (3-state) a short period after it is negated. When negated, DTACKN becomes an open drain output and requires an external pull-up resistor.						
DTCN	23	I	Device	transfer itroller t	comple	te: Active lo	w. DTCN i	s asserted by the data transfer is	
	STANDARDIZED MILITARY DRAWING						5962-	86810	
DEFENSE ELECT									

SEP 87

-

....

查询"5962-868	31001XA	" <u>供应</u> 商	· · · · · · · · · · · · · · · · · · ·	Name and function					
DONEN	27	I/0	Done:	Active low open	irain.				
RTSA/BN, SYNOUTA/BN	41,8	0	program specif modes) contro	mmed as a sync out ied sync character is detected by th	ct or request-to-send: tput, it is asserted one r (COP or BISYNC modes) ne receiver. As a reque tions as described previ	bit time after the or a FLAG (BOP st-to-send modem			
Vcc	48	I	+5 V ±	+5 V ±10 percent power supply.					
GND	24	I	Signal	Signal and power ground.					
sources will be and a certificat	6.5 <u>Approved source of supply</u> . An approved source of supply is listed herein. Additional burces will be added as they become available. The vendor listed herein has agreed to this drawing a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.								
			number	number 1/	military specification part number				
59	5962-8681001XX		18324	68562/BXA					

 $\frac{1}{1}$ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

18324

Vendor name and address

Signetics Corporation 4130 South Market Ct. Sacramento, Ca. 95834

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	size A	5962-86810		
		REVISION LEVEL	SHEET 25	

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-096