### 2-WIRE CMOS SERIAL E<sup>2</sup>PROM

### S-24C02BPPHL

The S-24C02BPPHL is a 2k bit 2-wire serial E<sup>2</sup>PROM with low current consumption, low voltage operation and super small SNT-8A package organized as 256 words × 8 bits. Page write and sequential read are possible.

#### **■** Features

• Low power consumption Standby: 1.0  $\mu$ A max. ( $V_{CC} = 5.5 \text{ V}$ )

Operating:  $0.8 \text{ mA max.} (V_{CC} = 5.5 \text{ V})$ 

0.3 mA max.  $(V_{CC} = 3.3 \text{ V})$ 

• Wide operating voltage range: Reading: 1.6 to 5.5 V

Writing: 1.8 to 5.5 V

Page write: 8 bytes/page

Sequential read

• Operating frequency: 400 kHz ( $V_{CC} = 5 \text{ V} \pm 10\%$ )

• Endurance: 10<sup>6</sup> cycles/word<sup>\*1</sup>

\*1. For each address (Word: 8 bits)

Data retention: 10 yearsWrite protection 100%

Lead-free products

### ■ Package

Dookaga Nama		Drawin	g Code	TISC.COM
Package Name	Package	Tape	Reel	Land
SNT-8A	PH008-A	PH <mark>008-A</mark>	PH008-A	PH008-A

Caution This product is intended for use in general electronic devices such as consumer electronics, office equipment, and communications devices. Before using the product in medical equipment or automobile equipment including car audio, keyless entry, and engine control units, be sure to contact SII.



### **■** Pin Configuration

SNT-8A Top view




Figure 1

S-24C02BPPHL-TF-G

Table 1

Pin No.	Symbol	Description
1	NC <sup>*1</sup>	No connection
2	NC <sup>*1</sup>	No connection
3	NC <sup>*1</sup>	No connection
4	GND	Ground
5	SDA	Serial data I/O
6	SCL	Serial clock input
		Write Protection pin
7	WP	Connected to Vcc: Protection valid
		Connected to GND: Protection invalid
8	VCC	Power supply

<sup>\*1.</sup> Connect to GND or  $V_{CC}$ .

**Remark** See Dimensions for details of the package drawings.

#### **■** Block Diagram




Figure 2

### ■ Absolute Maximum Ratings

Table 2

	Table 2		
Item	Symbol	Ratings	Unit
Power supply voltage	V <sub>CC</sub>	−0.3 to +7.0	V
Input voltage	V <sub>IN</sub>	$-0.3$ to $V_{CC} + 0.3$	V
Output voltage	V <sub>OUT</sub>	$-0.3$ to $V_{\text{CC}}$	V
Operating ambient temperature	T <sub>opr</sub>	−30 to +85	°C
Storage temperature	T <sub>stg</sub>	-65 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any condition.

### **■** Recommended Operating Conditions

#### Table 3

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	V <sub>CC</sub>	Reading	1.6	1	5.5	V
Fower supply voltage	<b>v</b> CC	Writing	1.8	1	5.5	V
High-level input voltage	\/	$V_{CC} = 2.5 \text{ to } 5.5 \text{ V}$	$0.7 \times V_{CC}$	ı	$V_{CC}$	V
r light-level input voltage	V <sub>IH</sub>	$V_{CC} = 1.6 \text{ to } 2.5 \text{ V}$	$0.8 \times V_{CC}$	ı	$V_{CC}$	V
Low-level input voltage	V <sub>IL</sub>	$V_{CC} = 2.5 \text{ to } 5.5 \text{ V}$	0.0	1	$0.3 \times V_{CC}$	V
Low-level input voitage	V IL	$V_{CC} = 1.6 \text{ to } 2.5 \text{ V}$	0.0	ı	$0.2 \times V_{CC}$	V

### **■** Pin Capacitance

#### Table 4

 $(Ta = 25^{\circ}C, f = 1.0 \text{ MHz}, Vcc = 5 \text{ V})$ 

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	C <sub>IN</sub>	$V_{IN} = 0 V (SCL, WP)$	_	1	10	рF
Input/output capacitance	C <sub>I/O</sub>	$V_{I/O} = 0 V (SDA)$	-	ı	10	pF

### **■** Endurance

#### Table 5

Item	Symbol	Operating Temperature	Min.	Тур.	Max.	Unit
Endurance	N <sub>W</sub>	−30 to +85°C	10 <sup>6</sup>	_	_	Cycles/word*1

<sup>\*1.</sup> For each address (Word: 8 bits)

### **■ DC Electrical Characteristics**

#### Table 6

Item	Symbol	ool Conditions		4.5 to	5.5 V	V <sub>CC</sub> =	2.5 to	4.5 V	V <sub>CC</sub> =	1.6 to	2.5 V	Unit
ЦСП	Symbol	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Offic
Current consumption (READ)	I <sub>CC1</sub>	f = 100 kHz	_	_	0.8*1	-	-	0.3	-	-	0.2	mA
Current consumption (PROGRAM)	I <sub>CC2</sub>	f = 100 kHz	_	_	4.0	-	_	1.5	-	-	1.5 <sup>*2</sup>	mA

**<sup>\*1.</sup>** f = 400 kHz

#### Table 7

Item	Symbol	Conditions	V <sub>CC</sub> =	4.5 to	5.5 V	V <sub>CC</sub> =	2.5 to	4.5 V	V <sub>CC</sub> =	1.6 to	2.5 V	Unit
item	Cymbol	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Offic
Standby current consumption	I <sub>SB</sub>	$V_{IN} = V_{CC}$ or GND	1	ĺ	1.0	-	-	0.6	-	-	0.4	μΑ
Input current leakage	ILI	$V_{IN}$ = GND to $V_{CC}$	-	0.1	1.0	-	0.1	1.0	-	0.1	1.0	μΑ
Output current leakage	I <sub>LO</sub>	$V_{OUT} = GND \text{ to } V_{CC}$	1	0.1	1.0	-	0.1	1.0	-	0.1	1.0	μΑ
Low-level	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	-	ı	0.4	_	_	0.4	_	_	_	V
output voltage	<b>V</b> OL	$I_{OL} = 1.5 \text{ mA}$	_	-	0.3	_	_	0.3	_	_	0.5	V
Current address hold voltage	V <sub>AH</sub>	-	1.5	-	5.5	1.5	_	4.5	1.5	-	2.5	V

**<sup>\*2.</sup>**  $V_{CC} = 1.8 \text{ to } 2.5 \text{ V}$ 

### ■ AC Electrical Characteristics

**Table 8 Measurement Conditions** 

rabio o mododi omone o omantiono					
Input pulse voltage	$0.1 \times V_{CC}$ to $0.9 \times V_{CC}$				
Input pulse rise/fall time	20 ns				
Output judgment voltage	$0.5 \times V_{CC}$				
Output load	100 pF + pull-up resistor 1.0 kΩ				




Figure 3 Output Load Circuit

Table 9

Itom	Cymbol	$V_{CC} = 0$	4.5 V to	5.5 V	V <sub>CC</sub> =	1.6 V to	4.5 V	V Unit	
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Ullit	
SCL clock frequency	f <sub>SCL</sub>	0	_	400	0	_	100	kHz	
SCL clock time "L"	t <sub>LOW</sub>	1.0	_	_	4.7	_	_	μs	
SCL clock time "H"	t <sub>HIGH</sub>	0.9	_	_	4.0	_	_	μs	
SDA output delay time	t <sub>AA</sub>	0.1	_	0.9	0.1	_	3.5	μs	
SDA output hold time	t <sub>DH</sub>	50	_	_	100	_	_	ns	
Start condition setup time	t <sub>SU.STA</sub>	0.6	_	_	4.7	_	_	μs	
Start condition hold time	t <sub>HD.STA</sub>	0.6	_	_	4.0	_	_	μs	
Data input setup time	t <sub>SU.DAT</sub>	100	_	_	200	_	_	ns	
Data input hold time	t <sub>HD.DAT</sub>	0	_	_	0	_	_	ns	
Stop condition setup time	t <sub>SU.STO</sub>	0.6	_	_	4.7	_	_	μs	
SCL • SDA rise time	t <sub>R</sub>	_	_	0.3	_	_	1.0	μs	
SCL • SDA fall time	t <sub>F</sub>	_	_	0.3	_	_	0.3	μs	
Bus release time	t <sub>BUF</sub>	1.3	_	_	4.7	_	_	μs	
Noise suppression time	t <sub>i</sub>	_		50	_	_	100	ns	




Figure 4 Bus Timing

Table 10

Item	Symbol	Min.	Тур.	Max.	Unit
Write time	t <sub>WR</sub>		4.0	10.0	ms




Figure 5 Write Cycle Timing

#### **■ Pin Functions**

#### 1. SDA (serial data input/output) pin

The SDA pin is used for bidirectional transfer of serial data. It consists of a signal input pin and an Nch open-drain transistor output pin. Usually pull up the SDA line to  $V_{CC}$  via a resistor, and use it with other open-drain or open-collector output devices connected in a wired-OR configuration.

### 2. SCL (serial clock input) pin

The SCL pin is used for serial clock input. It is capable of processing signals at the rising and falling edges of the SCL clock input signal. Make sure the rise time and fall time conform to the specifications.

#### 3. WP pin

The WP pin is used for write protection. When there is no need for write protection, connect the pin to SND; when there is a need for write protection, connect the pin to  $V_{CC}$ .

#### ■ Operation

#### 1. Start condition

When the SDA line changes from "H" to "L" with the SCL line at "H", the device is in the start condition. All operations begin from the start condition.

#### 2. Stop condition

When the SDA line changes from "L" to "H" with the SCL line at "H", the device is in the stop condition. When the device receives the stop condition signal during a read sequence, the read operation is interrupted, and the device enters standby mode.

When the device receives the stop condition signal during a write sequence, the retrieval of write data is halted, and rewriting the E<sup>2</sup>PROM starts.




Figure 6 Start/Stop Condition

#### 3. Data transfer

Changing the SDA line while the SCL line is "L" allows the data to be transferred. A start or stop condition is recognized when the SDA line changes while the SCL line is "H".




Figure 7 Data Transfer Timing

#### 4. Acknowledgment

8 bits of data are transferred in succession. The device on the system bus that receives the data changes the SDA line to "L" during the 9th clock cycle and outputs the acknowledge signal to inform that it has received the data.

The device does not output the acknowledge signal while the E<sup>2</sup>PROM is being rewritten.





Figure 8 Acknowledge Output Timing

#### 5. Device addressing

To perform data communications, the master device mounted on the system outputs the start condition signal to the slave device. Next, the master device outputs a 7-bit device address and a 1-bit read/write instruction code onto the SDA bus.

The higher 4 bits of the device address are called the "Device Code", and are fixed to "1010". The following 3 bits are "don't care" bits.

When the comparison results match, the slave device outputs the acknowledge signal during the 9th clock cycle.



Remark X: Don't care

Figure 9 Device Address

#### 6. Write operation

#### 6.1 Byte write

When the E<sup>2</sup>PROM receives a 7-bit device address and the 1-bit read/write instruction code "0", following the start condition signal, it outputs the acknowledge signal.

Next, when the E<sup>2</sup>PROM receives an 8-bit word address, it outputs the acknowledge signal.

After the E<sup>2</sup>PROM receives 8-bit write data and outputs the acknowledge signal, it receives the stop condition signal. Next, rewriting the specified memory address of the E<sup>2</sup>PROM starts.

While the E<sup>2</sup>PROM is being rewritten, all operations are prohibited and the acknowledge signal is not output.




Figure 10 Byte Write

#### 6.2 Page write

Up to 8 bytes per page can be written in the S-24C02BPPHL.

Basic data transfer procedures are the same as those in "Byte write". The S-24C02BPPHL performs page write by successively receiving 8-bit write data sized pages.

When the E<sup>2</sup>PROM receives a 7-bit device address and the 1-bit read/write instruction code "0" following the start condition signal, it outputs the acknowledge signal. When the E<sup>2</sup>PROM receives an 8-bit word address, it outputs the acknowledge signal. After the E<sup>2</sup>PROM receives 8-bit write data and outputs the acknowledge signal, it receives 8-bit write data corresponding to the next word address, and outputs the acknowledge signal. The E<sup>2</sup>PROM repeats reception of 8-bit write data and output of the acknowledge signal in succession and can receive write data corresponding to the maximum page size. When the stop condition signal is received, E<sup>2</sup>PROM corresponding to the size of the page on which write data starting from the specified memory address is received starts to be rewritten.




Figure 11 Page Write

The lower 3 bits of the word address are automatically incremented each time when the  $E^2PROM$  receives 8-bit write data. Even when the write data exceeds 8 bytes, the higher 5 bits of the word address remain unchanged, and the lower 3 bits are rolled over and overwritten.

#### **6.3 Write Protection**

Write protection is available in the S-24C02BPPHL. When the WP pin is connected to the  $V_{\text{CC}}$ , write operation to memory area is forbidden at all.

When the WP pin is connected to the GND, the write protection is invalid, and write operation in all memory area is available.

Fix the level of the WP pin from the rising edge of SCL for loading the last write data (D0) until the end of the write time (10 ms max.). If the WP pin changes during this time, the address data being written at this time is not quaranteed.

There is no need for using write protection, the WP pin should be connected to the GND. The write protection is valid in the operating voltage range.




Figure 12 WP Pin Fixed Period

#### 6.4 Acknowledge Polling

Acknowledge polling is used to know the completion of the write cycle in the E<sup>2</sup>PROM.

After the E<sup>2</sup>PROM receives a stop condition and once starts the write cycle, all operations are forbidden and no response is made to the signal transmitted by the master device.

Accordingly the master device can recognize the completion of the write cycle in the E<sup>2</sup>PROM by detecting a response from the slave device after transmitting the start condition, the device address and the read/write instruction code to the E<sup>2</sup>PROM, namely to the slave devices.

That is, if the E<sup>2</sup>PROM does not generate an acknowledge, the write cycle is in progress and if the E<sup>2</sup>PROM generates an acknowledge, the write cycle has been completed.

Keep the level of the WP pin fixed until acknowledge is confirmed.

It is recommended to use the read instruction "1" as the read/write instruction code transmitted by the master device.

#### 7. Read

#### 7.1 Current address read

The  $E^2PROM$  holds the last accessed memory address during both writing and reading. The memory address is retained as long as the power voltage is the retention voltage  $V_{AH}$  or more. Accordingly, when the master device recognizes the position of the address pointer inside the  $E^2PROM$ , data can be read from the memory address of the current address pointer without specifying a word address. This is called "Current Address Read".

"Current Address Read" is explained for when the address counter inside the E<sup>2</sup>PROM is address "n".

When the E<sup>2</sup>PROM receives a 7-bit device address and the 1-bit read/write instruction code "1", following the start condition signal, it outputs the acknowledge signal.

Next, 8-bit data at address "n" is output from the E<sup>2</sup>PROM, in synchronization with the SCL clock.

The address counter is incremented to address n+1 at the falling edge of the SCL clock at which the 8th bit of data is output. The master device does not output the acknowledge signal and transmits the stop condition signal to finish reading.




Figure 13 Current Address Read

For recognition of the address pointer inside the E<sup>2</sup>PROM, take into consideration the following: The memory address counter inside the E<sup>2</sup>PROM is automatically incremented for every falling edge of the SCL clock at which the 8th bit of data is output during reading. During writing, the higher bits of the memory address (higher 5 bits of the word address) are left unchanged and are not incremented at any falling of the SCL clock when the 8th bit of the write data is received.

#### 7.2 Random read

Random read is a mode used when data is read from arbitrary memory addresses.

To load a memory address into the address counter inside the E<sup>2</sup>PROM, first perform a dummy write following the procedure below.

When the E<sup>2</sup>PROM receives a 7-bit device address and the 1-bit read/write instruction code "0" following the start condition signal, it outputs the acknowledge signal.

Next, the E<sup>2</sup>PROM receives an 8-bit word address and outputs the acknowledge signal. The memory address has now been loaded into the address counter of the E<sup>2</sup>PROM.

Following this, the E<sup>2</sup>PROM receives the write data during byte or page writing. However, data reception is not performed during dummy write.

The memory address is loaded into the memory address counter inside the E<sup>2</sup>PROM during dummy write. After that, the master device can read the data starting from the arbitrary memory address by transmitting a new start condition signal and performing the same operation as that in the "Current Address Read".

That is, when the  $E^2PROM$  receives a 7-bit device address and the 1-bit read/write instruction code "1" following the start condition signal, it outputs the acknowledge signal.

Next, 8-bit data is output from the E<sup>2</sup>PROM in synchronization with the SCL clock. The master device does not output an acknowledge signal and transmits the stop condition signal instead. Reading is then complete.




Figure 14 Random Read

#### 7.3 Sequential read

When the E<sup>2</sup>PROM receives a 7-bit device address and the 1-bit read/write instruction code "1" in both current and random read operations following the start condition signal, it outputs the acknowledge signal. When 8-bit data is output from the E<sup>2</sup>PROM, in synchronization with the SCL clock, the memory address

counter inside the E<sup>2</sup>PROM is automatically incremented at the falling edge of the SCL clock at which the 8th data is output.

When the master device transmits the acknowledge signal, the next memory address data is output.

When the master device transmits the acknowledge signal, the memory address counter inside the  $E^2$ PROM is incremented and data can be read in succession. This is called "Sequential Read".

When the master device does not output an acknowledge signal and transmits the stop condition signal, the read operation is finished.

Data can be read in the "Sequential Read" mode in succession. When the memory address counter reaches the last word address, it rolls over to the first memory address.




Figure 15 Sequential Read

#### 8. Address increment timing

The address increment timing is as follows. During a read operation, the memory address counter is automatically incremented at the falling edge of the SCL clock (where the 8th bit of read data is output). During a write operation, the memory address counter is also automatically incremented at the falling edge of the SCL clock when the 8th bit of write data is fetched.




Figure 16 Address Increment Timing in Read Operation




Figure 17 Address Increment Timing in Write Operation

### ■ Using S-24C02BPPHL

#### 1. Adding a pull-up resistor to SDA I/O pin and SCL input pin

Add a 1 k $\Omega$  to 5 k $\Omega$  pull-up resistor to the SCL input pin<sup>\*1</sup> and the SDA I/O pin in order to enable the functions of the I<sup>2</sup>C-BUS protocol. Normal communication cannot be provided without a pull-up resistor.

\*1. When the SCL input pin of the E<sup>2</sup>PROM is connected to a tri-state output pin of the microprocessor, connect the same pull-up resistor to prevent a high impedance status from being input to the SCL input pin.

This protects the E<sup>2</sup>PROM from malfunction due to an undefined output (high impedance) from the tristate pin when the microprocessor is reset when the voltage drops.

#### 2. Slave address

The S-24C02BPPHL does not have slave address pins (A0, A1, A2). Therefore two or more of this IC cannot be used on the same bus.

However, slave addresses can be used without changing the communication software because they are arbitrary addresses in communication with the master device.




Figure 18

#### 3. I/O pin equivalent circuit

The I/O pins of this IC do not include pull-up and pull-down resistors. The SDA pin is an open-drain output. The following shows the equivalent circuits.




Figure 19 SCL Pin




Figure 20 WP Pin




Figure 21 SDA Pin

#### 4. Maximum effectiveness of write protection

The following conditions must be satisfied to prevent erroneous writing at power-on due to write protection.

- (1) Set the WP pin to high level at a time other than when the write instruction is being executed, including during power-on or off.
- (2) Adjust the phase after power-on.

Pulling up the WP pin to  $V_{CC}$  to always enable the WP pin at the absolute maximum rated voltage or lower prohibits writing all the time regardless of the conditions of the VCC, SDA, and SCL pins.

#### 5. Matching phases while E<sup>2</sup>PROM is accessed

The S-24C02BPPHL does not have a pin for resetting (the internal circuit), therefore, the E<sup>2</sup>PROM cannot be forcibly reset externally. If a communication interruption occurs in the E<sup>2</sup>PROM, it must be reset by software.

For example, even if a reset signal is input to the microprocessor, the internal circuit of the E²PROM is not reset as long as the stop condition is not input to the E²PROM. In other words, the E²PROM retains the same status and cannot shift to the next operation. This symptom applies to the case when only the microprocessor is reset when the power supply voltage drops. With this status, if the power supply voltage is restored, reset the E²PROM (after matching the phase with the microprocessor) and input an instruction. The following shows this reset method.

#### [How to reset E<sup>2</sup>PROM]

The E<sup>2</sup>PROM can be reset by the start and stop instructions. When the E<sup>2</sup>PROM is reading data "0" or is outputting the acknowledge signal, 0 is output to the SDA line. In this status, the microprocessor cannot output an instruction to the SDA line. In this case, terminate the acknowledge output operation or read operation, and then input a start instruction. **Figure 22** shows this procedure.

First, input the start condition. Then transmit 9 clocks (dummy clocks) of SCL. During this time, the microprocessor sets the SDA line to high level. By this operation, the E<sup>2</sup>PROM interrupts the acknowledge output operation or data output, so input the start condition \*1. When a start condition is input, the E<sup>2</sup>PROM is reset. To make doubly sure, input the stop condition to the E<sup>2</sup>PROM. Normal operation is then possible.




Figure 22 Resetting E<sup>2</sup>PROM

\*1. After 9 clocks (dummy clocks), if the SCL clock continues to be output without a start condition being input, a write operation may be started upon receipt of a stop condition. To prevent this, input a start condition after 9 clocks (dummy clocks).

**Remark** It is recommended to perform the above reset using dummy clocks when the system is initialized after the power supply voltage has been raised.

#### 6. Acknowledge check

The I<sup>2</sup>C-BUS protocol includes an acknowledge check function as a handshake function to prevent a communication error. This function allows detection of a communication failure during data communication between the microprocessor and E<sup>2</sup>PROM. This function is effective to prevent malfunction, so it is recommended to perform an acknowledge check on the microprocessor side.


#### 7. Built-in power-on-clear circuit

E<sup>2</sup>PROMs have a built-in power-on-clear circuit that initializes the E<sup>2</sup>PROM. Unsuccessful initialization may cause a malfunction. For the power-on-clear circuit to operate normally, the following conditions must be satisfied for raising the power supply voltage.

#### 7.1 Raising power supply voltage


Raise the power supply voltage, starting at 0.2 V maximum, so that the voltage reaches the power supply voltage to be used within the time defined by  $t_{RISE}$  as shown in **Figure 23**.

For example, when the power supply voltage to be used is 5.0 V,  $t_{\text{RISE}}$  is 200 ms as shown in **Figure 24**. The power supply voltage must be raised within 200 ms.



- \*1. 0 V means there is no difference in potential between the V<sub>CC</sub> pin and the GND pin of the E<sup>2</sup>PROM.
- \*2. t<sub>INIT</sub> is the time required to initialize the E<sup>2</sup>PROM. No instructions are accepted during this time.

Figure 23 Raising Power Supply Voltage



For example:

If your  $E^2$ PROM supply voltage = 5.0 V, raise the power supply voltage to 5.0 V within 200 ms.

Figure 24 Raising Time of Power Supply Voltage

When initialization is successfully completed via the power-on-clear circuit, the E<sup>2</sup>PROM enters the standby status.

If the power-on-clear circuit does not operate, the following are the possible causes.

- (1) Because the E<sup>2</sup>PROM has not been initialized, an instruction formerly input is valid or an instruction may be inappropriately recognized. In this case, writing may be performed.
- (2) The voltage may have dropped due to power off while the E<sup>2</sup>PROM is being accessed. Even if the microprocessor is reset due to the low power voltage, the E<sup>2</sup>PROM may malfunction unless the power-on-clear operation conditions of E<sup>2</sup>PROM are satisfied. For the power-on-clear operation conditions of E<sup>2</sup>PROM, refer to **7.1 Raising power supply voltage**.

If the power-on-clear circuit does not operate, match the phase (reset) so that the internal  $E^2PROM$  circuit is normally reset. The statuses of the  $E^2PROM$  immediately after the power-on-clear circuit operates and when phase is matched (reset) are the same.

#### 7.2 Wait for the initialization sequence to end

The  $E^2PROM$  executes initialization during the time that the supply voltage is increasing to its normal value. All instructions must wait until after initialization. The relationship between the initialization time ( $t_{INIT}$ ) and rise time ( $t_{RISE}$ ) is shown in **Figure 25**.




Figure 25 Initialization Time of E<sup>2</sup>PROM

#### 8. Data hold time $(t_{HD.DAT} = 0 \text{ ns})$

If SCL and SDA of the E<sup>2</sup>PROM are changed at the same time, it is necessary to prevent the start/stop condition from being mistakenly recognized due to the effect of noise. If a start/stop condition is mistakenly recognized during communication, the E<sup>2</sup>PROM enters the standby status.

It is recommended that SDA is delayed from the falling edge of SCL by  $0.3~\mu s$  minimum in the S-24C02BPPHL. This is to prevent time lag caused by the load of the bus line from generating the stop (or start) condition.




Figure 26 E<sup>2</sup>PROM Data Hold Time

#### 9. SDA pin and SCL pin noise suppression time

The S-24C02BPPHL includes a built-in low-pass filter to suppress noise at the SDA and SCL pins. This means that if the power supply voltage is 5.0 V (at room temperature), noise with a pulse width of 150 ns or less can be suppressed.

The guaranteed for details, refer to noise suppression time  $(t_i)$  in **Table 9**.




Figure 27 Noise Suppression Time for SDA and SCL Pins

### 10. Trap: E<sup>2</sup>PROM operation in case that the stop condition is received during write operation before receiving the defined data value (less than 8-bit) to SCL pin

When the E<sup>2</sup>PROM receives the stop condition signal compulsorily, during receiving 1 byte of write data, "write" operation is aborted.

When the E<sup>2</sup>PROM receives the stop condition signal after receiving 1 byte or more of data for "page write", 8-bit of data received normally before receiving the stop condition signal can be written.

### 11. Trap: E<sup>2</sup>PROM operation and write data in case that write data is input more than defined page size at "page write"

When write data is input more than defined page size at page write operation, for example, S-24C02BPPHL (which can be executed 8-byte page write) is received data more than 9 byte, 8-bit data of the 9th byte is over written to the first byte in the same page. Data over the capacity of page address cannot be written.

#### 12. Trap: Severe environments

Absolute maximum ratings: Do not operate these ICs in excess of the absolute maximum ratings, as listed on the data sheet. Exceeding the supply voltage rating can cause latch-up.

Operations with moisture on the  $E^2PROM$  pins may occur malfunction by short-circuit between pins. Especially, in occasions like picking the  $E^2PROM$  up from low temperature tank during the evaluation. Be sure that not remain frost on  $E^2PROM$  pin to prevent malfunction by short-circuit.


Also attention should be paid in using on environment, which is easy to dew for the same reason.

#### ■ Precautions


- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any and all disputes arising out of or in connection with any infringement by the products including this IC of patents owned by a third party.

### ■ Characteristics (Typical Data)


- 1. DC Characteristics
- 1.1 Current consumption (READ) I<sub>CC1</sub> Ambient temperature Ta




1.2 Current consumption (READ) I<sub>CC1</sub> – Ambient temperature Ta




1.3 Current consumption (READ) I<sub>CC1</sub> – Ambient temperature Ta




1.4 Current consumption (READ) I<sub>CC1</sub> – Power supply voltage V<sub>CC</sub>




1.5 Current consumption (READ)  $I_{\text{CC1}}$  – Power supply voltage  $V_{\text{CC}}$ 




1.6 Current consumption (READ) I<sub>CC1</sub> – Clock frequency f<sub>SCL</sub>




## 1.7 Current consumption (PROGRAM) I<sub>CC2</sub> – Ambient temperature Ta




## 1.9 Current consumption (PROGRAM) I<sub>CC2</sub> – Ambient temperature Ta




1.11 Standby current consumption I<sub>SB</sub> – Ambient temperature Ta




# 1.8 Current consumption (PROGRAM) I<sub>CC2</sub> – Ambient temperature Ta




# 1.10 Current consumption (PROGRAM) $I_{CC2}$ - Power supply voltage $V_{CC}$




1.12 Input current leakage I<sub>LI</sub> – Ambient temperature Ta




# 1.13 Input current leakage I<sub>LI</sub> – Ambient temperature Ta




## 1.15 Output current leakage I<sub>LO</sub> – Ambient temperature Ta




## 1.17 Low-level output voltage V<sub>OL</sub> – Ambient temperature Ta




## 1.14 Output current leakage I<sub>LO</sub> – Ambient temperature Ta




# 1.16 Low-level output voltage $V_{\text{OL}}-$ Low-level output current $I_{\text{OL}}$



## 1.18 Low-level output voltage V<sub>OL</sub> – Ambient temperature Ta




## 1.19 Low-level output current I<sub>OL</sub> – Ambient temperature Ta




lo∟ (mA)


## 1.21 High input inversion voltage V<sub>IH</sub> – Power supply voltage V<sub>CC</sub>




# 1.23 Low input inversion voltage $V_{\text{IL}}$ – Power supply voltage $V_{\text{CC}}$




## 1.20 Low-level output current I<sub>OL</sub> – Ambient temperature Ta



## 1.22 High input inversion voltage $V_{IH}$ – Ambient temperature Ta




## 1.24 Low input inversion voltage V<sub>IL</sub> − Ambient temperature Ta




#### 2. AC Characteristics


## 2.1 Maximum operating frequency f<sub>MAX</sub> – Power supply voltage V<sub>CC</sub>




### 2.3 Write time t<sub>WR</sub> – Ambient temperature Ta




## 2.5 SDA output delay time t<sub>AA</sub> – Ambient temperature Ta




# 2.2 Write time $t_{WR}$ – Power supply voltage $V_{cc}$




### 2.4 Write time t<sub>WR</sub> – Ambient temperature Ta




# 2.6 SDA output delay time t<sub>AA</sub> – Ambient temperature Ta




# 2.7 SDA output delay time t<sub>AA</sub> – Ambient temperature Ta




#### **■ Product Name Structure**



### 查询"S-24C02BPPHL-TF-G"供应商







### No. PH008-A-P-SD-2.0

TITLE	SNT-8A-A-PKG Dimensions				
No.	PH008-A-P-SD-2.0				
SCALE					
UNIT	mm				
S	eiko Instruments Inc.				

### 查询"S-24C02BPPHL-TF-G"供应商






### No. PH008-A-C-SD-1.0

TITLE	SNT-8A-A-Carrier Tape		
No.	PH008-A-C-SD-1.0		
SCALE			
UNIT	mm		
Seiko Instruments Inc.			

### 查询"S-24C02BPPHL-TF-G"供应商




(60°) - +

### No. PH008-A-R-SD-1.0

TITLE	SNT-8A-A-Reel		
No.	PH008-A-R-SD-1.0		
SCALE		QTY.	5,000
UNIT	mm		
Seiko Instruments Inc.			





Caution Making the wire pattern under the package is possible. However, note that the package may be upraised due to the thickness made by the silk screen printing and of a solder resist on the pattern because this package does not have the standoff.

注意 パッケージ下への配線パターン形成は可能ですが、本パッケージはスタンドオフが無いので、パターン上のレジスト厚み、シルク印刷の厚みによってパッケージが持ち上がることがありますのでご配慮ください。

No. PH008-A-L-SD-3.0

TITLE	SNT-8A-A-Land Recommendation
No.	PH008-A-L-SD-3.0
SCALE	
UNIT	mm
S	eiko Instruments Inc.

- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.