

**AS1115 Datasheet** 

# 64 LEDs, I<sup>2</sup>C Interfaced LED Driver with Keyscan

## **General Description**

The AS1115 is a compact LED driver for 64 single LEDs or 8 digits of 7-segments. The devices can be programmed via an I2C compatible 2-wire interface.

Every segment can be individually addressed and updated separately. Only one external resistor (RSET) is required to set the current. LED brightness can be controlled by analog or digital means.

The devices include an integrated BCD code-B/HEX decoder, multiplex scan circuitry, segment and display drivers, and a 64-bit memory. Internal memory stores the shift register settings, eliminating the need for continuous device reprogramming.

All outputs of the AS1115 can be configured for key readback. Key-switch status is obtained by polling for up to 64 keys while 16 keys can be used to trigger an interrupt.

Additionally the AS1115 offers a diagnostic mode for easy and fast production testing.

The AS1115 features a low shutdown current of typically 200nA, and an operational current of typically 350µA. The number of digits can be programmed, the devices can be reset by software, and an external clock is also supported.

The device is available in a QSOP-24 and the TQFN(4x4)-24 package.


## 2 Key Features

- 3.4MHz I<sup>2</sup>C-Compatible Interface
- Individual LED Segment Control
- Readback for 16 Keys plus Interrupt
- Open and Shorted LED Error Detection
  - Global or Individual Error Detection
- Hexadecimal- or BCD-Code for 7-Segment Displays
- 200nA Low-Power Shutdown Current (tvp: data retained)
- Digital and Analog Brightness Control
- Display Blanked on Power-Up
- Drive Common-Cathode LED Displays
- Supply Voltage Range: 2.7 to 5.5V
- Software Reset
- Optional External Clock
- Package:
  - QSQP-24
  - TQFN(4x4)-24

## 3 Applications

The AS1115 is ideal for seven-segment or dot matrix user interface displays of set-top boxes, VCRs, DVDplayers, washing machines, micro wave ovens, refrigerators and other white good or personal electronic applications.

Figure 1. Typical Application Diagram






### 4 Pinout

### **Pin Assignments**

Figure 2. Pin Assignments (Top View)



### **Pin Descriptions**

Table 1. Pin Descriptions

Pin Name	QSOP-24	TQFN(4x4)-24	Description
SDA	1	22	Serial-Data I/O. Open drain digital I/O I <sup>2</sup> C data pin.
DIG0:DIG7	2-5, 7-10	1, 2, 4, 5, 6, 7, 23, 24	<b>Digit Drive Lines</b> . Eight digit drive lines that sink current from the display common cathode. Keyscan detection optional, but must be polled by the $\mu$ Prozessor.
GND	6	3	Ground.
KEYA	11	8	<b>Keyscan Input.</b> Keyscan lines for key readback. Can be used for self-adressing.
KEYB	12	9	Keyscan Input. Keyscan lines for key readback.
ISET	13	10	Set Segment Current. Connect to VDD or a reference voltage through RSET to set the peak segment current (see Selecting RSET Resistor Value and Using External Drivers on page 19).
SCL	14	11	Serial-Clock Input. 3.4MHz maximum rate.
IRQ	24	21	Interupt Request Output. Open drain pin.
SEGA:SEGG , SEGDP	15-18, 20-23	12-15, 17-20	<b>Seven Segment and Decimal Point Drive Lines</b> . 8 seven-segment drives and decimal point drive that source current to the display.
VDD	19	16	Positive Supply Voltage. Connect to +2.7 to +5.5V supply.
	-	Exposed Pad	<b>Exposed Pad.</b> This pin also functions as a heat sink. Solder it to a large pad or to the circuit-board ground plane to maximize power dissipation.



## **5 Absolute Maximum Ratings**

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Section 6 Electrical Characteristics on page 4 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

Para	meter	Min	Max	Units	Notes
	VDD to GND	-0.3	7	V	
Input Voltage Range	All other pins to GND	-0.3	7 or VDD + 0.3	V	
Current	DIG0:DIG7 Sink Current		500	mA	
Current	SEGA:SEGG, SEGDP		100	mA	
Hui	midity	5	85	%	Non-condensing
Electrostatic Discharge	Digital outputs		1000	V	Norm: MIL 833 E method 3015
Electrostatic Discharge	All other pins		1000	V	Norm. Wile 633 E metrioù 3013
Latch-Up	Immunity	±1	100	mA	EIA/JESD78
Thormal Do	esistance @JA		88	°C/W	on PCB, QSOP-24 package
Theimai Ne	esistance (GJA		30.5	°C/W	on PCB, TQFN(4x4)-24 package
Ambient T	- emperature	-40	+85	٥C	
Storage T	emperature	-55	150	٥C	
Package Boo	ly Temperature		+260	°C	The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020D "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices".  The lead finish for Pb-free leaded packages is matte tin (100% Sn).



## **6 Electrical Characteristics**

VDD = 2.7 to 5.5V, RSET = 9.53 $k\Omega$ , TAMB = -40 to +85°C, typ. values @ TAMB = +25°C, VDD = 5.0V (unless otherwise specified).

Table 3. Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VDD	Operating Supply Voltage		2.7		5.5	V
IDDSD	Shutdown Supply Current	All digital inputs at VDD or GND, TAMB = +25°C		0.2	2	μA
		RSET = open circuit.		0.35	0.6	
IDD	Operating Supply Current	All segments and decimal point on; ISEG = -40mA.		335		mA
fosc	Display Scan Rate	8 digits scanned	0.48		0.96	kHz
IDIGIT	Digit Drive Sink Current	VOUT = 0.65V	320			mA
ISEG	Segment Drive Source Current	VDD = 5.0V, VOUT = (VDD -1V)	-35	-41	-47	mA
ΔISEG	Segment Drive Current Matching	1 VDD = 3.0 V, VOOT = (VDD -1V)		3		%
ISEG	Segment Drive Source Current	Average Current			47	mA

Table 4. Logic Inputs/Outputs Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
IIH, IIL	Input Current SDA, SCL	VIN = 0V or VDD	-1		1	μA
VIH	Logic High Input Voltage SDA, SCL		0.7xVdd			V
VIL	Logic Low Input Voltage SDA, SCL				0.3xVdd	V
VOL(SDA)	SDA Output Low Voltage	ISINK = 3mA			0.4	V
VKEYopen	Keyscan Open Input Voltage		0.8xVDD			V
VKEYshort	Keyscan Short Input Voltage				0.7x Vdd	V
VOL(IRQ)	Interrupt Output Low Voltage	ISINK = 3mA			0.4	V
ΔVI	Hysteresis Voltage	DIN, CLK, LD/CS		1		V
	Capacitive Load for Each Bus Line			400		рF
	Open Detection Level Threshold		0.7x Vdd	0.75x VDD	0.8x Vdd	V
	Short Detection Level Threshold		0.05x VDD	0.1x VDD	0.15x VDD	V




Table 5. Timing Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fscL	SCL Frequency		0.1		3.4	MHz
tBUF	Bus Free Time Between STOP and START Conditions		1.3			μs
tHOLDSTART	Hold Time for Repeated START Condition		160			ns
tLOW	SCL Low Period		50		75	ns
tHIGH	SCL High Period		50		75	ns
tSETUPSTART	Setup Time for Repeated START Condition		100			ns
tSETUPDATA	Data Setup Time		10			ns
tholddata	Data Hold Time				70	ns
trise(scl)	SCL Rise Time		10		40	ns
tRISE(SCL1)	SCL Rise Time after Repeated START Condition and After an ACK Bit		10		80	ns
tFALL(SCL)	SCL Fall Time		10		40	ns
trise(SDA)	SDA Rise Time		20		80	ns
tFALL(SDA)	SDA Fall Time		20		80	ns
tsetupstop	STOP Condition Setup Time		160			ns
tspikesup	Pulse Width of Spike Suppressed			50		ns
Key Readba	ck					
	Debounce Time			20		ms

**Note:** The Min / Max values of the Timing Characteristics are guaranteed by design.

Figure 3. Timing Diagram





## 7 Typical Operating Characteristics

RSET =  $9.53k\Omega$ , VRset = VDD;

Figure 4. Display Scan Rate vs. Supply Voltage;




Figure 6. Segment Current vs. Temperature;




Figure 8. Segment Current vs. Supply Voltage;




Figure 5. Display Scan Rate vs. Temperature;




Figure 7. Segment Current vs. RSET;




Figure 9. Segment Current vs. VDD; VRset = 2.8V




Figure 10. VDIGIT vs. IDIGIT




Figure 11. Input High Level vs. Supply Voltage




Figure 12. ISEG vs. VSEG; VDD = 5V




Figure 13. ISEG vs. VSEG; VDD = 4V




Figure 14. ISEG vs. VSEG; VDD = 3.3V





Figure 15. ISEG vs. VSEG; VDD = 2.7V





## **8 Detailed Description**

### **Block Diagram**

Figure 16. Block Diagram (QSOP-24 Package)





Figure 17. ESD Structure





#### I<sup>2</sup>C Interface

The AS1115 supports the I<sup>2</sup>C serial bus and data transmission protocol in high-speed mode at 3.4MHz. The AS1115 operates as a slave on the I<sup>2</sup>C bus. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. Connections to the bus are made via the open-drain I/O pins SCL and SDA.

Figure 18. I2C Interface Initialisation





Figure 19. Bus Protocol



The bus protocol (as shown in Figure 19) is defined as:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

The bus conditions are defined as:

- Bus Not Busy. Data and clock lines remain HIGH.
- Start Data Transfer. A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.
- Stop Data Transfer. A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.
- Data Valid. The state of the data line represents valid data, when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.
   Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit.
   Within the I²C bus specifications a high-speed mode (3.4MHz clock rate) is defined.
- Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an





acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

- Figure 19 on page 9 details how data transfer is accomplished on the I<sup>2</sup>C bus. Depending upon the state of the R/ W bit, two types of data transfer are possible:
- Master Transmitter to Slave Receiver. The first byte transmitted by the master is the slave address, followed by a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
- Slave Transmitter to Master Receiver. The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The AS1115 can operate in the following slave modes:

- **Slave Receiver Mode**. Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- Slave Transmitter Mode. The first byte (the slave address) is received and handled as in the slave receiver
  mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is
  transmitted on SDA by the AS1115 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.


#### I<sup>2</sup>C Device Self Addressing

If this feature is used, 2 of the 16 key readback nodes can be left open or shorted for self-addressing. This is done with KEYA together with SEGG and SEGF. This two nodes cannot be used for key-readback in this case. After startup all devices have the predefined adress 0000000. A single command for self-addressing will update all connected AS1115. This command has to be done after startup or everytime the AS1115 gets disconnected from the supply. The I<sup>2</sup>C address definition must be done with fixed connection, since I<sup>2</sup>C detection is excluded from debounce time of key registers.

#### I<sup>2</sup>C Device Address Byte

The address byte (see Figure 20) is the first byte received following the START condition from the master device.

Figure 20. I<sup>2</sup>C Device Address Byte



- The default slave address is factory-set to 0000000.
- The two LSB bits of the address byte are the device select bits, A0 to A1, which can be set by the self-adress command after startup. A maximum of four devices with the same pre-set code can therefore be connected on the same bus at one time.
- The last bit of the address byte (R/W) define the operation to be performed. When set to a 1 a read operation is selected; when set to a 0 a write operation is selected.

Following the START condition, the AS1115 monitors the I<sup>2</sup>C bus, checking the device type identifier being transmitted. Upon receiving the address code, and the R/W bit, the slave device outputs an acknowledge signal on the SDA line.



#### **Command Byte**

The AS1115 operation, (see Table 6) is determined by a command byte (see Figure 21 on page 11).

Figure 21. Command Byte




Figure 22. Command and Single Data Byte Received




Figure 23. Setting the Pointer to a Address Register to select a Data Register for a Read Operation





Figure 24. Reading nBytes from AS1115





### **Initial Power-Up**

On initial power-up, the AS1115 registers are reset to their default values, the display is blanked, and the device goes into shutdown mode. At this time, all registers should be programmed for normal operation.

**Note:** The default settings enable only scanning of one digit; the internal decoder is disabled and the Intensity Control Register (see page 17) is set to the minimum values.

#### Shutdown Mode

The AS1115 devices feature a shutdown mode, where they consume only 200nA (typ) current. Shutdown mode is entered via a write to the Shutdown Register (see Table 7). During shutdown mode the Digit-Registers maintain their data

Shutdown mode can either be used as a means to reduce power consumption or for generating a flashing display (repeatedly entering and leaving shutdown mode). For minimum supply current in shutdown mode, logic input should be at GND or VDD (CMOS logic level).

When entering or leaving shutdown mode, the Feature Register is reset to its default values (all 0s) when Shutdown Register bit D7 (page 13) = 0.

**Note:** When Shutdown Register bit D7 = 1, the Feature Register is left unchanged when entering or leaving shutdown mode. If the AS1115 is used with an external clock, Shutdown Register bit D7 should be set to 1 when writing to the Shutdown Register.

#### **Digit- and Control-Registers**

The AS1115 devices contain 8 Digit-Registers,11 control-registers and 10 diagnostic-registers, which are listed in Table 6. All registers are selected using a 8-bit address word, and communication is done via the I<sup>2</sup>C interface.

- Digit Registers These registers are realized with an on-chip 64-bit memory. Each digit can be controlled directly without rewriting the whole register contents.
- Control Registers These registers consist of decode mode, display intensity, number of scanned digits, shutdown, display test and features selection registers.

Table 6. Register Address Map

Type	Posictor					Addre	SS		Bogo
	Register	D15:D13	D12	D11	D10	D9	D8	D7:D0	Page
	Digit 0	000	0	0	0	0	1		N/A
	Digit 1	000	0	0	0	1	0		N/A
ster	Digit 2	000	0	0	0	1	1		N/A
Register	Digit 3	000	0	0	1	0	0	(see Table 9 on page 14, Table 10 on page 14 and	N/A
	Digit 4	000	0	0	1	0	1	Table 11 on page 15)	N/A
Digit	Digit 5	000	0	0	1	1	0		N/A
	Digit 6	000	0	0	1	1	1		N/A
	Digit 7	000	0	1	0	0	0		N/A
	Decode-Mode	000	0	1	0	0	1	(see Table 8 on page 13)	13
	Global Intensity	000	0	1	0	1	0	(see Table 17 on page 17)	17
	Scan Limit	000	0	1	0	1	1	(see Table 19 on page 17)	17
ter	Shutdown	000	0	1	1	0	0	(see Table 7 on page 13)	12
egister	Self-Adressing	001	0	1	1	0	1		N/A
22	Feature	000	0	1	1	1	0	(see Table 20 on page 18)	18
Control	Display Test Mode	000	0	1	1	1	1	(see Table 14 on page 16)	13
ပိ	DIG0:DIG1 Intensity	000	1	0	0	0	0	(see Table 18 on page 17)	
	DIG2:DIG3 Intensity	000	1	0	0	0	1	(see Table 18 on page 17)	
	DIG4:DIG5 Intensity	000	1	0	0	1	0	(see Table 18 on page 17)	
	DIG6:DIG7 Intensity	000	1	0	0	1	1	(see Table 18 on page 17)	



Table 6. Register Address Map

Туре	Pogiotor					Addre	SS		Dago
Ţ	Register	D15:D13	D12	D11	D10	D9	D8	D7:D0	Page
	Diagnostic Digit 0	000	1	0	1	0	0		N/A
stei	Diagnostic Digit 1	000	1	0	1	0	1		N/A
Register	Diagnostic Digit 2	000	1	0	1	1	0		N/A
ic R	Diagnostic Digit 3	000	1	1	0	1	1		N/A
ost	Diagnostic Digit 4	000	1	1	0	0	0		N/A
iagr	Diagnostic Digit 5	000	1	1	0	0	1		N/A
n/D	Diagnostic Digit 6	000	1	1	0	1	0		N/A
sca	Diagnostic Digit 7	000	1	1	0	1	1		N/A
Keyscan/Diagnostic	KEYA	000	1	1	1	0	0		
	KEYB	000	1	1	1	0	1		

The Shutdown Register controls AS1115 shutdown mode.

Table 7. Shutdown Register Format (Address (HEX) = 0x0C))

Mode	HEX Code	Register Data								
wode	HEX Code	D7	D6	D5	D4	D3	D2	D1	D0	
Shutdown Mode, Reset Feature Register to Default Settings	0x00	0	Х	Х	Х	Х	Х	Х	0	
Shutdown Mode, Feature Register Unchanged	0x80	1	Х	Х	Х	Х	Х	Χ	0	
Normal Operation, Reset Feature Register to Default Settings	0x01	0	Х	Х	Х	Х	Х	Х	1	
Normal Operation, Feature Register Unchanged	0x81	1	Х	Х	Χ	Χ	Χ	Χ	1	

#### **Decode Enable Register (0x09)**

The Decode Enable Register sets the decode mode. BCD/HEX decoding (either BCD code – characters 0:9, E, H, L, P, and -, or HEX code – characters 0:9 and A:F) is selected by bit D2 (page 18) of the Feature Register. The Decode Enable Register is used to select the decode mode or no-decode for each digit. Each bit in the Decode Enable Register corresponds to its respective display digit (i.e., bit D0 corresponds to digit 0, bit D1 corresponds to digit 1 and so on). Table 9 lists some examples of the possible settings for the Decode Enable Register bits.

Note: A logic high enables decoding and a logic low bypasses the decoder altogether.

When decode mode is used, the decoder looks only at the lower-nibble (bits D3:D0) of the data in the Digit-Registers, disregarding bits D6:D4. Bit D7 sets the decimal point (SEG DP) independent of the decoder and is positive logic (bit D7 = 1 turns the decimal point on). Table 9 lists the code-B font; Table 10 lists the HEX font.

When no-decode mode is selected, data bits D7:D0 of the Digit-Registers correspond to the segment lines of the AS1115. Table 11 shows the 1:1 pairing of each data bit to the appropriate segment line.

Table 8. Decode Enable Register Format Examples

Decode Mode	HEX Code	Register Data								
Decode Mode	HEX Code	D7	D6	D5	D4	D3	D2	D1	D0	
No decode for digits 7:0	0x00	0	0	0	0	0	0	0	0	
Code-B/HEX decode for digit 0. No decode for digits 7:1	0x01	0	0	0	0	0	0	0	1	
Code-B/HEX decode for digit 0:2. No decode for digits 7:3	0x07	0	0	0	0	0	1	1	1	
Code-B/HEX decode for digits 0:5. No decode for digits 7:6	0x3F	0	0	1	1	1	1	1	1	
Code-B/HEX decode for digits 0,2,5. No decode for digits 1, 3, 4, 6, 7	0x25	0	0	1	0	0	1	0	1	



Figure 25. Standard 7-Segment LED Intensity Control and Inter-Digit Blanking




Table 9. Code-B Font

Char-		Regi	ster	Data	3		Char-	Register Data					Char-		Register Data					
acter	D7	D6:D4	D3	D2	D1	D0	acter	D7	D6: D4	D3	D2	D1	D0	acter	D7	D6:D4	D3	D2	D1	D0
		X	0	0	0	0			Х	0	1	1	0	$H_{\circ}$		Х	1	1	0	0
		Х	0	0	0	1			Х	0	1	1	1			Х	1	1	0	1
		X	0	0	1	0			Х	1	0	0	0	<b>P</b>		X	1	1	1	0
		X	0	0	1	1			Х	1	0	0	1			Х	1	1	1	1
		X	0	1	0	0			Х	1	0	1	0		1*	Х	Х	X	X	Х
		Х	0	1	0	1			Х	1	0	1	1							

\* The decimal point can be enabled with every character by setting bit D7 = 1.

Table 10. HEX Font

Char-		Regi	ister	Data	а		Char-		Regi	ister	Data	3		Char-		Regi	ster	Data	3	
acter	D7	D6:D4	D3	D2	D1	D0	acter	D7	D6: D4	D3	D2	D1	D0	acter	D7	D6:D4	D3	D2	D1	D0
		X	0	0	0	0			Х	0	1	1	0			Х	1	1	0	0
		Х	0	0	0	1			Х	0	1	1	1			Х	1	1	0	1
		Х	0	0	1	0			Х	1	0	0	0			Х	1	1	1	0
		Х	0	0	1	1			Х	1	0	0	1	F		Х	1	1	1	1
		Х	0	1	0	0	$B_{\tilde{a}}$		Х	1	0	1	0		1*	Х	Х	X	Х	х
		Х	0	1	0	1			Х	1	0	1	1							

The decimal point can be enabled with every character by setting bit D7 = 1.



Table 11. No-Decode Mode Data Bits and Corresponding Segment Lines

	D7	D6	D5	D4	D3	D2	D1	D0
Corresponding Segment Line	DP	Α	В	С	D	E	F	G

#### I<sup>2</sup>C Self Addressing

If this feature is used, 2 of the 16 key readback nodes can be left open or shorted for self-addressing. This is done with KEYA together with SEGG and SEGF. This two nodes cannot be used for key-readback in this case. After startup all devices have the predefined adress 0000000. A single command for selfaddressing will update all connected AS1115. This command has to be done after startup or everytime the AS1115 gets disconnected from the supply. The I<sup>2</sup>C address definition must be done with fixed connection, since I<sup>2</sup>C detection is excluded from debounce time of key registers.

Note: A short writes a logical "1" whereas an open writes a logical "0" as address bit.

Table 12. Self Addressing Register (Address (HEX) = 0x2D))

	D7	D6	D5	D4	D3	D2	D1	D0
Factory-set IC address	Х	Х	Х	Χ	Х	Х	Х	0
User-set IC address	Х	Х	Х	Χ	Χ	Х	Х	1

#### **Keyscan Register**

These two registers contain the result of the keyscan input of the 16 keys. To ensure proper results the data in these registers are updated only if the logic data scanned is stable for 20ms (debounce time). A change of the data stored within these two registers is indicated by a logic low on the IRQ pin. The IRQ is high-impedance if a read operation on the key scan registers is started.

Table 13. LED Diagnostic Register Address

Register HEX Address					Segr	nent			
Register TIEX Address	Key	D7	D6	D5	D4	D3	D2	D1	D0
0x1C	KEYA	DP	Δ	В	С	D	F	F	G
0x1D	KEYB	D'					_	'	0

**Note:** If I<sup>2</sup>C self addressing is used segment G&F of KEYA is used for the two LSB of the I<sup>2</sup>C address. In this case these two nodes cannot be used as a key. Additionally the debounce time is disabled for these two bits. The data within the keyscan register is updated continuously during every cycle (1/10 of refresh rate). Therefore, to get a valid readback of keys it is recommended to read out the keyscan registers immediately after the IRQ is triggered.



#### **Display-Test Mode**

The AS1115 can detect open or shorted LEDs. Readout of either open LEDs or short LEDs is possible, as well as a OR relation of open and short.

Note: All settings of the digit- and control-registers are maintained.

Table 14. Testmode Register Summary

D7	D6	D5	D4	D3	D2	D1	D0
Х	RSET_short	RSET_open	LED_global	LED_test	LED_open	LED_short	DISP_test

Table 15. Testmode Register Bit Description (Address (HEX) = 0x0F))

	Addr: 0x0F			Address
Bit	Bit Name	Default	Access	D7:D0
D0	DISP_test	0	W	Optical display test. (Testmode for external visual test.)  0: Normal operation; 1: Run display test (All digits are tested independently from scan limit & shutdown register.)
D1	LED_short	0	W	Starts a test for shorted LEDs. (Can be set together with D2) 0: Normal operation; 1: Activate testmode
D2	LED_open	0	W	Starts a test for open LEDs. (Can be set together with D1) 0: Normal operation; 1: Activate testmode
D3	LED_test	0	R	Indicates an ongoing open/short LED test 0: No ongoing LED test; 1: LED test in progress
D4	LED_global	0	R	Indicates that the last open/short LED test has detected an error 0: No error detected; 1: Error detected
D5	RSET_open	0	R	Checks if external resistor RSET is open 0: RSET correct; 1: RSET is open
D6	RSET_short	0	R	Checks if external resistor RSET is shorted  0: RSET correct; 1: RSET is shorted
D7		0	-	Not used

#### **LED Diagnostic Registers**

These eight registers contain the result of the LED open/short test for the individual LED of each digit.

Table 16. LED Diagnostic Register Address

Register					Segr	nent				Register									
HEX Address	Digit	D7	D6	D5	D4	D3	D2	D1	D0	HEX Address	Digit	D7	D6	D5	D4	D3	D2	D1	D0
0x14	DIG0									0x18	DIG4								
0x15	DIG1	DP	Α	В	_	D	_	_	G	0x19	DIG5	DP	Α	В	_	П	_	_	G
0x16	DIG2	DF	^	Ь	C	D	_	Г	G	0x1A	DIG6	DF	^	Ь	C	D	_		G
0x17	DIG3									0x1B	DIG7								

Note: If one or more short occures in the LED array, detection of individual LED fault could become ambiguous.

#### Intensity Control Register (0x0A)

The brightness of the display can be controlled by digital means using the Intensity Control Registers and by analog means using RSET (see Selecting RSET Resistor Value and Using External Drivers on page 19). The intensity can be controlled globally for all digits, or for each digit individually. The global intensity command will write intensity data to all four individual brightness registers, while the individual intesity command will only write to the associated individual intensity register.



Display brightness is controlled by an integrated pulse-width modulator which is controlled by the lower-nibble of the Intensity Control Register. The modulator scales the average segment-current in 16 steps from a maximum of 15/16 down to 1/16 of the peak current set by RSET.

Table 17. Intensity Register Format

Duty Cycle	HEX Code		Regist	er Data	а	Duty Cycle	HEX Code	Register Data				
Duty Cycle	TILX Code	MSB	D2	D1	LSB	Duty Cycle	TILX COUE	MSB	D2	D1	LSB	
1/16 (min on)	0xX0	0	0	0	0	9/16	0xX8	1	0	0	0	
2/16	0xX1	0	0	0	1	10/16	0xX9	1	0	0	1	
3/16	0xX2	0	0	1	0	11/16	0xXA	1	0	1	0	
4/16	0xX3	0	0	1	1	12/16	0xXB	1	0	1	1	
5/16	0xX4	0	1	0	0	13/16	0xXC	1	1	0	0	
6/16	0xX5	0	1	0	1	14/16	0xXD	1	1	0	1	
7/16	0xX6	0	1	1	0	15/16	0xXE	1	1	1	0	
8/16	0xX7	0	1	1	1	15/16 (max on)	0xXF	1	1	1	1	

Table 18. Intensity Register Address

Register HEX Address		Register Data							
Register HEX Address	Туре	D7:D4	D3:D0						
0x0A	Global	X	Global Intensity						
0x10	Digit	Digit 1 Intensity	Digit 0 Intensity						
0x11	Digit	Digit 3 Intensity	Digit 2 Intensity						
0x12	Digit	Digit 5 Intensity	Digit 4 Intensity						
0x13	Digit	Digit 7 Intensity	Digit 6 Intensity						

#### Scan-Limit Register (0x0B)

The Scan-Limit Register controls which of the digits are to be displayed. When all 8 digits are to be displayed, the update frequency is typically 700Hz. If the number of digits displayed is reduced, the update frequency is increased. The frequency can be calculated using 10 x fOSC/(N+2), where N is the number of digits.

Note: To avoid differences in brightness this register should not be used to blank parts of the display (leading zeros).

Table 19. Scan-Limit Register Format (Address (HEX) = 0x0B))

Scan Limit	HEX	Re	giste	r Data	а	Scan Limit	HEX	Register Data			
Scan Linin	Code	D7:D3	D2	D1	D0	Scall Lillin	Code	D7:D3	D2	D1	D0
Display digit 0 only	0xX0	Х	0	0	0	Display digits 0:4	0xX4	Х	1	0	0
Display digits 0:1	0xX1	Х	0	0	1	Display digits 0:5	0xX5	Х	1	0	1
Display digits 0:2	0xX2	Х	0	1	0	Display digits 0:6	0xX6	Х	1	1	0
Display digits 0:3	0xX3	Х	0	1	1	Display digits 0:7	0xX7	Χ	1	1	1



#### Feature Register (0x0E)

The Feature Register is used for enabling various features including switching the device into external clock mode, applying an external reset, selecting code-B or HEX decoding, enabling or disabling blinking, setting the blinking rate, and resetting the blink timing.

**Note:** At power-up the Feature Register is initialized to 0.

Table 20. Feature Register Summary

D7	D6	D5	D4	D3	D2	D1	D0
blink_ start	sync	blink_ freq_sel	blink_en	NU	decode_sel	reg_res	clk_en

Table 21. Feature Register Bit Descriptions (Address (HEX) = 0xXE)

,	Addr: 0xXE	Feature R	ture Register								
,	Addr. UXAE	Enables a	nd disables	various device features.							
Bit	Bit Name	Default	Access	Bit Description							
				External clock active.							
D0	clk_en	0	R/W	0 = Internal oscillator is used for system clock.							
				1 = Pin CLK of the serial interface operates as system clock input.							
				Resets all control registers except the Feature Register.							
				0 = Reset Disabled. Normal operation.							
D1	reg_res	0	R/W	1 = All control registers are reset to default state (except the Feature							
				Register) identically after power-up.							
				Note: The Digit Registers maintain their data.							
				Selects display decoding for the selected digits (Table 8 on page 13).							
D2	decode_sel	0	R/W	0 = Enable Code-B decoding (see Table 9 on page 14).							
				1 = Enable HEX decoding (see Table 10 on page 14).							
D3	NU			Not used							
D4	blink en	0	DAM	Enables blinking.							
D4	DIIIIK_EII	0	R/W	0 = Disable blinking. 1 = Enable blinking.							
				Sets blink with low frequency (with the internal oscillator enabled):							
D5	blink_freq_sel	0	R/W	0 = Blink period typically is 1 second (0.5s on, 0.5s off).							
				1 = Blink period is 2 seconds (1s on, 1s off).							
				Synchronizes blinking on the rising edge of pin LD/CS. The multiplex							
D6	sync	0	R/W	and blink timing counter is cleared on the rising edge of pin LD/CS. By							
D0	Syric	U	IX/VV	setting this bit in multiple devices, the blink timing can be synchronized							
				across all the devices.							
				Start Blinking with display enabled phase. When bit D4 (blink_en) is set,							
D7	blink_start	0	R/W	bit D7 determines how blinking starts.							
"	Sinin_Start		1 1 / V V	0 = Blinking starts with the display turned off.							
				1 = Blinking starts with the display turned on.							

## 9 Typical Application

#### Selecting RSET Resistor Value and Using External Drivers

Brightness of the display segments is controlled via RSET. The current that flows into ISET defines the current that flows through the LEDs.

Segment current is about 200 times the current in ISET. Typical values for RSET for different segment currents, operating voltages, and LED voltage drop (VLED) are given in Table 22 & Table 23. The maximum current the AS1115 can drive is 47mA. If higher currents are needed, external drivers must be used, in which case it is no longer necessary that the devices drive high currents.

Note: The display brightness can also be logically controlled (see Intensity Control Register (0x0A) on page 16).

Table 22. RSET vs. Segment Current and LED Forward Voltage, VDD = 2.7V & 3.3V & 3.6V

ISEG (mA)		VL	.ED		VLED					VLE	D	
ISLG (IIIA)		1.5V	2.0V		1.5V	2.0V	2.5V		1.5V	2.0V	2.5V	3.0V
40	77	5k $\Omega$	4.4kΩ	3V	$6.7$ k $\Omega$	6.4kΩ	$5.7$ k $\Omega$	6V	7.5kΩ	7.2kΩ	$6.6$ k $\Omega$	$5.5$ k $\Omega$
30	- 2.	$6.9$ k $\Omega$	5.9kΩ	3.	9.1kΩ	8.8kΩ	8.1kΩ	- 3.	10.18kΩ	9.8kΩ	9.2kΩ	7.5kΩ
20	= Q(	10.7kΩ	9.6kΩ	= Q(	13.9kΩ	13.3kΩ	12.6kΩ	= Q(	15.6kΩ	15kΩ	14.3kΩ	13kΩ
10	۸c	22.2kΩ	20.7kΩ	Vc	28.8kΩ	27.7kΩ	26kΩ	۸c	31.9kΩ	31kΩ	29.5kΩ	27.3kΩ

Table 23. RSET vs. Segment Current and LED Forward Voltage, VDD = 4.0V & 5.0V

ISEG				VLED				VLED							
(mA)		1.5V	2.0V	2.5V	3.0V	3.5V		1.5V	2.0V	2.5V	3.0V	3.5V	4.0V		
40	00	8.6kΩ	$8.3$ k $\Omega$	7.9kΩ	7.6kΩ	$5.2$ k $\Omega$	70	11.35kΩ	11.12kΩ	10.84k $\Omega$	10.49kΩ	10.2kΩ	$9.9$ k $\Omega$		
30	- 4.	11.6kΩ	11.2k $\Omega$	10.8kΩ	9.9kΩ	$7.8$ k $\Omega$	- 5.	15.4kΩ	15.1kΩ	14.7k $\Omega$	14.4kΩ	13.6k $\Omega$	13.1k $\Omega$		
20	_ O							23.6kΩ			22kΩ	21.1kΩ	20.2kΩ		
10	٦N	$36.89$ k $\Omega$	35.7kΩ	34.5kΩ	32.5kΩ	29.1kΩ	٦٨	48.9kΩ	47.8kΩ	46.9kΩ	45.4kΩ	43.8kΩ	42kΩ		

#### **Calculating Power Dissipation**

The upper limit for power dissipation (PD) for the AS1115 is determined from the following equation:

$$PD = (VDD \times 5mA) + (VDD - VLED)(DUTY \times ISEG \times N)$$
 (EQ 1)

#### Where:

*VDD* is the supply voltage.

DUTY is the duty cycle set by intensity register (page 17).

N is the number of segments driven (worst case is 8)

VLED is the LED forward voltage

ISEG = segment current set by RSET

#### Dissipation Example:

$$ISEG = 40mA, N = 8, DUTY = 15/16, VLED = 2.2V at 40mA, VDD = 5V$$
 (EQ 2)

$$PD = 5V(5mA) + (5V - 2.2V)(15/16 \times 40mA \times 8) = 0.865W$$
 (EQ 3)

Thus, for a TQFN(4x4)-24 package  $\Theta_{JA} = +30.5^{\circ}$ C/W, the maximum allowed TAMB is given by:

$$T_{J,MAX} = T_{AMB} + PD \times \Theta_{JA} = 150^{\circ}C = T_{AMB} + 0.865W \times 30.5^{\circ}C/W$$
 (EQ 4)

In this example the maximum ambient temperature must stay below 123.61°C.




#### 8x8 Dot Matrix Mode

The application example in Figure 26 shows the AS1115 in the 8x8 LED dot matrix mode.

The LED columns have common cathodes and are connected to the DIG0:7 outputs. The rows are connected to the segment drivers. Each of the 64 LEDs can be addressed separately. The columns are selected via the digits as listed in Table 6 on page 12.

The Decode Enable Register (see page 13) must be set to '00000000' as described in Table 8 on page 13. Single LEDs in a column can be addressed as described in Table 11 on page 15, where bit D0 corresponds to segment G and bit D7 corresponds to segment DP.


Figure 26. Application Example as LED Dot Matrix Driver



#### Keyscan

The key readback of the AS1115 can be used either for push buttons as well as switches. If only a single key is pressed (shorted) at a time no additional diodes are required. If a detection of multiple simultaneous keystrokes is required diodes within the keypath, as shown in Figure 27, are required. Pressing multiple keys without the diodes would result in ambiguous results. Since KEYA and KEYB have independent inputs only keys on the same path are affected.

Figure 27. Keyscan Configuration



#### **Supply Bypassing and Wiring**

In order to achieve optimal performance the AS1115 should be placed very close to the LED display to minimize effects of electromagnetic interference and wiring inductance.


Furthermore, it is recommended to connect a  $10\mu F$  and a  $0.1\mu F$  ceramic capacitor between pins VDD and GND to avoid power supply ripple (see Figure 26).





## 10 Package Drawings and Markings


The AS1115 is available in the QSOP-24 package.

Figure 28. QSOP-24 Package










Symbol	Min	Max
Α	1.35	1.75
A1	0.10	0.25
A2	1.37	1.57
b	0.20	0.30
С	0.19	0.25
D	8.55	8.74
Е	5.79	6.20
E1	3.81	3.99
е	0.635 BSC	
h	0.22	0.49
L	0.40	1.27
θ	00	8°

#### *ae* austria**micro**systems

### 查询"AS1115-BQFT"供应商

Figure 29. TQFN(4x4)-24 Package



Symbol	Min	Тур	Max
Α	0.50	0.55	0.60
A1	0.00	0.05	
А3		0.152REF	
b	0.18	0.23	0.28
D	4.00BSC		
Е	4.00BSC		
D2	2.70	2.80	2.90
E2	2.70	2.80	2.90

Symbol	Min	Тур	Max
е		0.50BSC	
L	0.30	0.35	0.40
L1	0.00		0.10
aaa		0.10	
bbb		0.10	
ccc		0.10	
ddd		0.05	
eee		0.08	

Notes: Unilateral coplanarity zone applies to the exposed heat sink slug as well as the terminals.

- 1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 2. All dimensions are in millimeters; angles in degrees.
- 3. Dimension b applies to metallized terminal and is measured between 0.25mm and 0.30mm from terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1mm is acceptable.
- 4. Coplanarity applies to the exposed heat slug as well as the terminal.
- 5. Radius on terminal is optional.



## 11 Ordering Information

The devices are available as the standard products shown in Table 24.

Table 24. Ordering Information

Part	Marking	Delivery Form	Package
AS1115-BSST	AS1115	Tape and Reel	QSOP-24
AS1115-BQFT	ASSD	Tape and Reel	TQFN(4x4)-24

All devices are RoHS compliant and free of halogene substances.





### Copyrights

Copyright © 1997-2009, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

#### **Disclaimer**

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



#### **Contact Information**

#### Headquarters

austriamicrosystems AG

Tobelbaderstrasse 30 A-8141 Unterpremstaetten - Graz, Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

http://www.austriamicrosystems.com/contact-us