



## Advance Information

# 256K x 4 CMOS Dynamic RAM Page Mode

### ELECTRICALLY TESTED PER: MPG514256A

The 514256A is a 1.0μ CMOS high-speed, dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The 514256A requires only nine address lines; row and column address inputs are multiplexed. The 514256A is available in a 300 mil, 20 lead ceramic DIL and in a 350 x 675 mil, 20/26 lead surface-mount LCC package.

- Three-State Data Outputs
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- $\overline{\text{RAS}}$  Only Refresh
- CAS Before  $\overline{\text{RAS}}$  Refresh
- Hidden Refresh
- 512 Cycle Refresh: 514256A = 8 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time ( $t_{\text{RAC}}$ ):
  - 514256A-8 = 80 ns (Max)
  - 514256A-9 = 90 ns (Max)
  - 514256A-11 = 110 ns (Max)
  - 514256A-12 = 120 ns (Max)
- Low Active Power Dissipation:
  - 514256A-8 = 495 mW (Max)
  - 514256A-9 = 440 mW (Max)
  - 514256A-11 = 385 mW (Max)
  - 514256A-12 = 330 mW (Max)
- Low Standby Power Dissipation: 514256A = 5.5 mW (Max, CMOS Levels)

### ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{\text{CC}}$	-1.0 to +7.0	V
Voltage Relative to $V_{\text{SS}}$ for Any Pin Except $V_{\text{CC}}$	$V_{\text{in}}, V_{\text{out}}$	-1.0 to +7.0	V
Data Out Current	$I_{\text{out}}$	50	mA
Power Dissipation	$P_{\text{D}}$	1.0	W
Operating Temperature Range	$T_{\text{A}}$	-55 to +125	°C
Storage Temperature Range	$T_{\text{stg}}$	-65 to +150	°C

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

## 514256A

## Commercial Plus and Mil/Aero Applications

### AVAILABLE AS


- 1) JAN: N/A
  - 2) SMD: N/A
  - 3) 883:514256A-XX/BXAJC
- X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: DIL: R  
LCC: U  
XX = Speed in ns (8, 9, 11, 12)  
The letter "M" appears after the speed on LCC.

### PIN NAMES

A0-A8	Address Inputs
DQ0-DQ3	Data Input/Outputs
$\overline{\text{G}}$	Output Enable
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$V_{\text{CC}}$	Power (+5 V)
$V_{\text{SS}}$	Ground
NC	No Connection

# BLOCK DIAGRAM

查询"514256A-11/BRAJC"供应商



## MOTOROLA SC MEMORY/ASI 65E D

### PIN ASSIGNMENTS

Function	Case 729-02 DIL	Case 756E-01 LCCC	Burn-In Condition		Function	Case 729-02 DIL	Case 756E-01 LCCC	Burn-In Condition	
			Static	Dynamic				Static	Dynamic
DQ0	1	1	High	A21	A4	11	14	Low	1/2 A3
DQ1	2	2	High	A21	A5	12	15	Low	1/2 A4
W	3	3	High	A20	A5	13	16	Low	1/2 A5
RAS	4	4	High	1.6µs 4µs	A7	14	17	Low	1/2 A6
NC	5	5	NC	NC	A8	15	18	Low	1/2 A7
A0	6	9	Low	250kHz	G	16	22	VCC	VCC
A1	7	10	Low	1/2 A0	CAS	17	23	High	0.8µs 1.2µs
A2	8	11	Low	1/2 A1	DQ2	18	24	High	A21
A3	9	12	Low	1/2 A2	DQ3	19	25	High	A21
VCC	10	13	VCC	VCC	VSS	20	26	Gnd	Gnd

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ±10%, T<sub>A</sub> = -55 to +125°C, Unless Otherwise Noted)

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.5	5.0	5.5	V	1
	V <sub>SS</sub>	0	0	0		
Logic High Voltage, All Inputs	V <sub>IH</sub>	2.4	—	6.5	V	1
Logic Low Voltage, All Inputs	V <sub>IL</sub>	-1.0	—	0.8	V	1

## DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current 514256A-8, t <sub>RC</sub> = 150 ns 514256A-9, t <sub>RC</sub> = 170 ns 514256A-11, t <sub>RC</sub> = 200 ns 514256A-12, t <sub>RC</sub> = 220 ns	I <sub>CC1</sub>	—	90 80 70 60	mA	2
V <sub>CC</sub> Power Supply Current (Standby) (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> )	I <sub>CC2</sub>	—	4.0	mA	
V <sub>CC</sub> Power Supply Current During R <sub>AS</sub> only Refresh Cycles (C <sub>AS</sub> = V <sub>IH</sub> )	I <sub>CC3</sub>	—	90 80 70 60	mA	2
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle (R <sub>AS</sub> = V <sub>IL</sub> ) 514256A-8, t <sub>PC</sub> = 45 ns 514256A-9, t <sub>PC</sub> = 50 ns 514256A-11, t <sub>PC</sub> = 60 ns 514256A-12, t <sub>PC</sub> = 65 ns	I <sub>CC4</sub>	—	70 60 50 40	mA	2, 3
V <sub>CC</sub> Power Supply Current (Standby) (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>CC</sub> - 0.2 V) 514256A	I <sub>CC5</sub>	—	2.0	mA	
V <sub>CC</sub> Power Supply Current During C <sub>AS</sub> Before R <sub>AS</sub> Refresh Cycle 514256A-8, t <sub>RC</sub> = 150 ns 514256A-9, t <sub>RC</sub> = 170 ns 514256A-11, t <sub>RC</sub> = 200 ns 514256A-12, t <sub>RC</sub> = 220 ns	I <sub>CC6</sub>	—	90 80 70 60	mA	2
Input Leakage Current (0 V ≤ V <sub>IN</sub> ≤ 6.5 V)	I <sub>lkg(I)</sub>	-10	10	μA	
Output Leakage Current (C <sub>AS</sub> = V <sub>IH</sub> , 0 V ≤ V <sub>out</sub> ≤ 5.5 V)	I <sub>lkg(O)</sub>	-10	10	μA	
Output High Voltage (I <sub>OH</sub> = -5 mA)	V <sub>OH</sub>	2.4	—	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	V <sub>OL</sub>	—	0.4	V	

CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit	Notes
Input Capacitance A0-A8 G, RAS, CAS, W	C <sub>in</sub>	5.0	pF	4
		7.0	pF	4
Output Capacitance (C <sub>AS</sub> = V <sub>IH</sub> to Disable Output) DQ0-DQ3	C <sub>out</sub>	7.0	pF	4

## NOTES:

1. All voltages referenced to V<sub>SS</sub>.
2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
3. Measured with one address transition per page mode cycle.
4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

MOTOROLA SC MEMORY/ASI 65E D

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ±10%, T<sub>A</sub> = -55 to +125°C, Unless Otherwise Noted)

## READ, WRITE, AND READ-WRITE CYCLES

查词"514256A-11/BRAJC"供应商

Parameter	Symbol		514256A-8		514256A-9		514256A-11		514256A-12		Unit	Notes
	Standard	Alt.	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RELREL</sub>	t <sub>RC</sub>	150	—	170	—	200	—	220	—	ns	5-9
Read-Write Cycle Time	t <sub>RELREL</sub>	t <sub>RMW</sub>	205	—	225	—	265	—	275	—	ns	5-9
Fast Page Mode Cycle Time	t <sub>CELCEL</sub>	t <sub>PC</sub>	45	—	50	—	60	—	65	—	ns	5-8
Fast Page Mode Read-Write Cycle Time	t <sub>CELCEL</sub>	t <sub>PRMW</sub>	100	—	105	—	120	—	125	—	ns	5-8
Access Time from RAS	t <sub>RELQV</sub>	t <sub>RAC</sub>	—	80	—	90	—	110	—	120	ns	5-8, 10, 11
Access Time from CAS	t <sub>CELQV</sub>	t <sub>CAC</sub>	—	25	—	25	—	25	—	25	ns	5-8, 10, 12
Access Time from Column Address	t <sub>AVQV</sub>	t <sub>AA</sub>	—	40	—	45	—	55	—	60	ns	5-8, 10, 13
Access Time from Precharge CAS	t <sub>CEHQV</sub>	t <sub>CPA</sub>	—	40	—	45	—	55	—	60	ns	5-8, 10
CAS to Output in Low-Z	t <sub>CELQX</sub>	t <sub>CLZ</sub>	0	—	0	—	0	—	0	—	ns	5-8, 10
Output Buffer and Turn-Off Delay	t <sub>CEHQZ</sub>	t <sub>OFF</sub>	0	20	0	20	0	20	0	20	ns	5-8, 14
Transition Time (Rise and Fall)	t <sub>T</sub>	t <sub>T</sub>	—	50	—	50	—	50	—	50	ns	5-8
RAS Precharge Time	t <sub>REHREL</sub>	t <sub>RP</sub>	60	—	70	—	80	—	90	—	ns	5-8
RAS Pulse Width	t <sub>RELREH</sub>	t <sub>RAS</sub>	80	10,000	90	10,000	110	10,000	120	10,000	ns	5-8
RAS Pulse Width (Fast Page Mode)	t <sub>RELREH</sub>	t <sub>RASP</sub>	80	100,000	90	100,000	110	100,000	120	100,000	ns	5-8
RAS Hold Time	t <sub>CELREH</sub>	t <sub>RSH</sub>	20	—	20	—	25	—	25	—	ns	5-8
CAS Hold Time	t <sub>RELCEH</sub>	t <sub>CSH</sub>	80	—	90	—	110	—	120	—	ns	5-8
CAS Pulse Width	t <sub>CELCEH</sub>	t <sub>CAS</sub>	25	10,000	25	10,000	30	10,000	35	10,000	ns	5-8
RAS to CAS Delay Time	t <sub>RELCEL</sub>	t <sub>RCD</sub>	25	60	25	70	30	80	35	95	ns	5-8, 15
RAS to Column Address Delay Time	t <sub>RELAV</sub>	t <sub>RAD</sub>	15	40	15	45	20	55	20	60	ns	5-8, 16
CAS to RAS Precharge Time	t <sub>CEHREL</sub>	t <sub>CRP</sub>	5	—	5	—	10	—	10	—	ns	5-8
CAS Precharge Time	t <sub>CEHCEL</sub>	t <sub>CPN</sub>	10	—	10	—	15	—	15	—	ns	5-8
CAS Precharge Time (Page Mode Cycle Only)	t <sub>CEHCEL</sub>	t <sub>CP</sub>	10	—	10	—	10	—	10	—	ns	5-8

MOTOROLA SC MEMORY/ASI 65E D

COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA

## READ, WRITE, AND READ-WRITE CYCLES (continued)

Parameter	Symbol		514256A-8		514256A-9		514256A-11		514256A-12		Unit	Notes
	Standard	Alt	Min	Max	Min	Max	Min	Max	Min	Max		
Row Address Setup Time	t <sub>AVREL</sub>	t <sub>ASR</sub>	0	—	0	—	0	—	0	—	ns	5-8
Row Address Hold Time	t <sub>RELAX</sub>	t <sub>RAH</sub>	10	—	10	—	15	—	15	—	ns	5-8
Column Address Setup Time	t <sub>AVCEL</sub>	t <sub>ASC</sub>	0	—	0	—	0	—	0	—	ns	5-8
Column Address Hold Time	t <sub>CELAX</sub>	t <sub>CAH</sub>	15	—	15	—	20	—	20	—	ns	5-8
Column Address Hold Time Referenced to RAS	t <sub>RELAX</sub>	t <sub>AR</sub>	60	—	65	—	80	—	85	—	ns	5-8
Column Address to RAS Lead Time	t <sub>AVREH</sub>	t <sub>RAL</sub>	40	—	45	—	55	—	60	—	ns	5-8
Read Command Setup Time	t <sub>WHCEL</sub>	t <sub>RCS</sub>	0	—	0	—	0	—	0	—	ns	5-8
Read Command Hold Time	t <sub>CEHWX</sub>	t <sub>RCH</sub>	0	—	0	—	0	—	0	—	ns	5-8, 17
Read Command Hold Time Referenced to RAS	t <sub>REHWX</sub>	t <sub>RRH</sub>	0	—	0	—	0	—	0	—	ns	5-8, 17
Write Command Hold Time Referenced to CAS	t <sub>CELWH</sub>	t <sub>WCH</sub>	15	—	15	—	20	—	20	—	ns	5-8
Write Command Hold Time Referenced to RAS	t <sub>RELWH</sub>	t <sub>WCR</sub>	60	—	65	—	80	—	85	—	ns	5-8
Write Command Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	15	—	20	—	20	—	20	—	ns	5-8
Write Command to RAS Lead Time	t <sub>WLREH</sub>	t <sub>RWL</sub>	20	—	20	—	25	—	25	—	ns	5-8
Write Command to CAS Lead Time	t <sub>WLCEH</sub>	t <sub>CWL</sub>	20	—	20	—	25	—	25	—	ns	5-8
Data In Setup Time	t <sub>DVCEL</sub>	t <sub>DS</sub>	0	—	0	—	0	—	0	—	ns	5-8, 18
Data In Hold Time	t <sub>CELDX</sub>	t <sub>DH</sub>	15	—	20	—	20	—	20	—	ns	5-8, 18
Data In Hold Time Referenced to RAS	t <sub>RELDX</sub>	t <sub>DHR</sub>	60	—	65	—	80	—	85	—	ns	5-8
Refresh Period 514256A	t <sub>RVRV</sub>	t <sub>RFSH</sub>	—	8.0	—	8.0	—	8.0	—	8.0	ms	5-8
Write Command Setup Time	t <sub>WLCEL</sub>	t <sub>WCS</sub>	0	—	0	—	0	—	0	—	ns	5-8, 19
CAS to Write Delay	t <sub>CELWL</sub>	t <sub>CWD</sub>	50	—	50	—	60	—	60	—	ns	5-8, 19
RAS to Write Delay	t <sub>RELWL</sub>	t <sub>RWD</sub>	100	—	120	—	140	—	150	—	ns	5-8, 19

MOTOROLA SC MEMORY/ASI 65E D

COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA

## READ, WRITE, AND READ-WRITE CYCLES (continued)

Parameter	Symbol		514256A-8		514256A-9		514256A-11		514256A-12		Unit	Notes
	Standard	Alt	Min	Max	Min	Max	Min	Max	Min	Max		
Column Address to Write Delay Time	$t_{AVWL}$	$t_{AWD}$	70	—	75	—	90	—	95	—	ns	5-8, 19
CAS Setup Time for CAS Before RAS Refresh	$t_{RELCEL}$	$t_{CSR}$	10	—	10	—	10	—	10	—	ns	5-8
CAS Hold Time for CAS Before RAS Refresh	$t_{RELCEH}$	$t_{CHR}$	30	—	30	—	30	—	30	—	ns	5-8
RAS Precharge to CAS Active Time	$t_{REHCEL}$	$t_{RPC}$	0	—	0	—	0	—	0	—	ns	5-8
CAS Precharge Time for CAS Before RAS Counter Test	$t_{CEHCEL}$	$t_{CPT}$	40	—	40	—	50	—	50	—	ns	5-8
RAS Hold Time Referenced to $\bar{Q}$	$t_{GLREH}$	$t_{ROH}$	10	—	10	—	20	—	20	—	ns	5-8
$\bar{Q}$ Access Time	$t_{GLQV}$	$t_{GA}$	—	20	—	20	—	25	—	25	ns	5-8
$\bar{Q}$ to Data Delay	$t_{GLHDX}$	$t_{GD}$	20	—	20	—	25	—	25	—	ns	5-8
Output Buffer Turn-Off Delay Time from $\bar{Q}$	$t_{GHQZ}$	$t_{GZ}$	0	25	0	25	0	30	0	30	ns	5-8, 14
$\bar{Q}$ Command Hold Time	$t_{WLGL}$	$t_{GH}$	25	—	25	—	30	—	30	—	ns	5-8

## NOTES:

- $V_{IH}$  min and  $V_{IL}$  max are reference levels for measuring timing of input signals. Transition times are measures between  $V_{IH}$  and  $V_{IL}$ .
- An initial pause of 200  $\mu$ s is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
- AC measurements  $t_T = 5.0$  ns.
- The specifications for  $t_{RC}$  (min) and  $t_{RMW}$  (min) are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ) is assured.
- Measured with a current load equivalent to 2 TTL ( $-200 \mu\text{A}$ ,  $+4 \text{ mA}$ ) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .
- Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ .
- Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ .
- Assumes that  $t_{RAD} \geq t_{RAD}(\text{max})$ .
- $t_{OFF}(\text{max})$  and/or  $t_{GZ}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- Operation within the  $t_{RAD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$ , then access time is controlled exclusively by  $t_{AA}$ .
- Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- These parameters are referenced to CAS leading edge in random write cycles and to  $\bar{W}$  leading edge in delayed write or read-write cycles.
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ , and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{CWD} \geq t_{CWD}(\text{min})$ ,  $t_{RWD} \geq t_{RWD}(\text{min})$ , and  $t_{AWD} \geq t_{AWD}(\text{min})$ , the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


MOTOROLA SC MEMORY/ASI 65E D

COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA




### G CONTROLLED LATE WRITE CYCLE

查询"514256A-11/BRAJC"供应商




### READ-WRITE CYCLE




MOTOROLA SC {MEMORY/ASI 65E D

COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA






MOTOROLA SC {MEMORY/ASI 65E D




**RAS ONLY REFRESH CYCLE**  
( $\overline{W}$  and  $\overline{G}$  are Don't Care)

查询"514256A-11/BRAJC"供应商




**CAS BEFORE RAS REFRESH CYCLE**  
( $\overline{W}$ ,  $\overline{G}$ , and A0-A8 are Don't Care)




MOTOROLA SC MEMORY/ASI 65E D

## HIDDEN REFRESH CYCLE (READ)

查询"514256A-11/BRAJC"供应商




## HIDDEN REFRESH CYCLE (EARLY WRITE)



MOTOROLA SC (MEMORY/ASI 65E D

## CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



MOTOROLA SC MEMORY/ASI BASE D

COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA

## DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal circuitry to stabilize and establish the correct bias voltage. This has to be followed by a minimum of eight active cycles of the row address strobe ( $\overline{\text{RAS}}$ ) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to assure proper operation.

## ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{\text{RAS}}$ ) and column address strobe ( $\overline{\text{CAS}}$ ), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 bit locations in the device.  $\overline{\text{RAS}}$  active ( $\text{V}_{\text{IL}}$ ) transition is followed by  $\overline{\text{CAS}}$  active transition (after  $\text{t}_{\text{RCD}}$  minimum delay) for all read or write cycles. The delay between  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{\text{CAS}}$  signal is ignored until an internal  $\overline{\text{RAS}}$  signal is available. This gate feature on the external  $\overline{\text{CAS}}$  clock enables the internal  $\overline{\text{CAS}}$  line as soon as the row address hold time ( $\text{t}_{\text{RAH}}$ ) specification is met (and defines  $\text{t}_{\text{RCD}}$  minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$  clock.

There are two other variations in addressing the 256K x 4 RAM:  **$\overline{\text{RAS}}$  only refresh cycle** and  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle**. Both are discussed in separate sections that follow.

## READ CYCLE

The DRAM may be read with four different cycles; normal random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions latching the desired bit location. The write ( $\overline{\text{W}}$ ) input level must be high ( $\text{V}_{\text{IH}}$ ),  $\text{t}_{\text{RCS}}$  (minimum) before the  $\overline{\text{CAS}}$  active transition, to enable read mode.

Both the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both  $\overline{\text{CAS}}$  and output enable ( $\overline{\text{G}}$ ) control read access time:  $\overline{\text{CAS}}$  must be active before or at  $\text{t}_{\text{RCD}}$  maximum and  $\overline{\text{G}}$  must be active  $\text{t}_{\text{RAC}} - \text{t}_{\text{GA}}$  (both minimum) after  $\overline{\text{RAS}}$  active transition to guarantee valid data out ( $\text{Q}$ ) at  $\text{t}_{\text{RAC}}$  (access time from  $\overline{\text{RAS}}$  active transition). If the  $\text{t}_{\text{RCD}}$  maximum is exceeded and/or  $\overline{\text{G}}$  active transition does not occur in time, read access time is determined by either the  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  clock active transition ( $\text{t}_{\text{CAC}}$  or  $\text{t}_{\text{GA}}$ ).

The  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks must remain active for a minimum time  $\text{t}_{\text{RAS}}$  and  $\text{t}_{\text{CAS}}$ , respectively, to complete the read cycle.  $\overline{\text{W}}$  must remain high throughout the cycle, and for time  $\text{t}_{\text{RRH}}$  or  $\text{t}_{\text{RCH}}$  after  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  inactive transition, respectively, to

maintain the data at that bit location. Once  $\overline{\text{RAS}}$  transitions to inactive, it must remain inactive for a minimum time of  $\text{t}_{\text{RP}}$  to precharge the internal device circuitry for the next active cycle.  $\text{Q}$  is valid, but not latched, as long as the  $\overline{\text{CAS}}$  and  $\overline{\text{G}}$  clocks are active. When either the  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  clock transitions to inactive, the output will switch to High Z,  $\text{t}_{\text{OFF}}$  or  $\text{t}_{\text{GZ}}$  after inactive transition.

## WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{\text{W}}$  to active ( $\text{V}_{\text{IL}}$ ). Early and late write modes are distinguished by the active transition of  $\overline{\text{W}}$ , with respect to  $\overline{\text{CAS}}$ . Minimum active time  $\text{t}_{\text{RAS}}$  and  $\text{t}_{\text{CAS}}$ , and precharge time  $\text{t}_{\text{RP}}$  apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{\text{W}}$  active transition at minimum time  $\text{t}_{\text{WCS}}$  before  $\overline{\text{CAS}}$  active transition. Date in (D) is referenced to  $\overline{\text{CAS}}$  in an early write cycle.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks must stay active for  $\text{t}_{\text{RWL}}$  and  $\text{t}_{\text{CWL}}$ , respectively, after the start of the early write operation to complete the cycle.

$\text{Q}$  remains High Z throughout an early write cycle because  $\overline{\text{W}}$  active transition precedes or coincides with  $\overline{\text{CAS}}$  active transition, keeping data out buffers disable, effectively disabling  $\overline{\text{G}}$ .

A late write cycle (referred to as  $\overline{\text{G}}$  controlled write) occurs when  $\overline{\text{W}}$  active transition is made after  $\overline{\text{CAS}}$  active transition.  $\overline{\text{W}}$  active transition could be delayed for almost 10 microseconds after  $\overline{\text{CAS}}$  active transition. ( $\text{t}_{\text{RCD}} + \text{t}_{\text{CWD}} + \text{t}_{\text{RWL}} + \text{t}_{\text{P}} \leq \text{t}_{\text{RAS}}$ , if timing minimums  $\text{t}_{\text{RCD}}$ ,  $\text{t}_{\text{RWL}}$ , and  $\text{t}_{\text{P}}$  are maintained. D is referenced to  $\overline{\text{W}}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{\text{CAS}}$  active transition but  $\text{Q}$  may be indeterminate — see note 15 of AC operating conditions table. Parameters  $\text{t}_{\text{RWL}}$  and  $\text{t}_{\text{CWL}}$  also apply to late write cycles.

## READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{\text{W}}$  must remain high for  $\text{t}_{\text{CWD}}$  minimum after the  $\overline{\text{CAS}}$  active transition, to guarantee valid  $\text{Q}$  before writing the bit.

## PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the 256K x 4 dynamic RAM. Read access time in page mode ( $\text{t}_{\text{PAC}}$ ) is typically half the regular  $\overline{\text{RAS}}$  clock access time,  $\text{t}_{\text{RAC}}$ . Page mode operation consists of keeping  $\overline{\text{RAS}}$  active while toggling  $\overline{\text{CAS}}$  between  $\text{V}_{\text{IH}}$  and  $\text{V}_{\text{IL}}$ . The row is latched by  $\overline{\text{RAS}}$  active transition, while each  $\overline{\text{CAS}}$  active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{\text{CAS}}$  transitions to inactive for minimum  $\text{t}_{\text{CP}}$ , while  $\overline{\text{RAS}}$  remains low ( $\text{V}_{\text{IL}}$ ). The second  $\overline{\text{CAS}}$  active transition while  $\overline{\text{RAS}}$  is low initiates the first

page mode cycle (TPC or TPRWC). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). Read or write operations can be interleaved in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by  $\overline{\text{RAS}}$ . Page mode operation is ended when  $\overline{\text{RAS}}$  transitions to inactive, coincident with or following  $\overline{\text{CAS}}$  inactive transition.

## REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the 514256A require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the 514256A. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, **RAS only refresh**, **CAS before RAS refresh**, and **Hidden refresh** are available on this device for greater system flexibility.

### RAS-ONLY REFRESH

$\overline{\text{RAS}}$ -only refresh consists of  $\overline{\text{RAS}}$  transition to active, latching the row address to be refreshed, while  $\overline{\text{CAS}}$  remains high ( $V_{IH}$ ) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

### CAS BEFORE RAS REFRESH

$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh is enabled by bringing  $\overline{\text{CAS}}$  active before  $\overline{\text{RAS}}$ . This clock order activates an internal refresh

counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

### Hidden Refresh

Hidden refresh allows cycles to occur while maintaining valid data at the output pin. Holding  $\overline{\text{CAS}}$  active at the end of a read or write cycle, while  $\overline{\text{RAS}}$  cycles inactive for  $t_{RP}$  and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh from a cycle in progress (see Figure 1).

### CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS before RAS refresh counter test**. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See **CAS before RAS refresh counter test cycle timing diagram**.

The test can be performed after a minimum of eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  initialization cycles. Test procedure:

1. Write "0"s into all memory cells with normal write mode.
2. Select a column address, read "0" out and write "1" into the cell by performing the **CAS before RAS refresh counter test, read-write cycle**. Repeat this operation 512 times.
3. Read the "1"s which were written in step 2 in normal read mode.
4. Using the same starting column address as in step 2, read "1" out and write "0" into cell by performing the **CAS before RAS refresh counter test, read-write cycle**. Repeat this operation 512 times.
5. Read "0"s which were written in step 4 in normal read mode.
6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

MOTOROLA SC (MEMORY/ASI 65E D

COMMERCIAL PLUS AND MIL/AERO APPLICATIONS MEMORY DATA