

100-Pin TQFP
Commercial Temp
Industrial Temp

18Mb Pipelined and Flow Through Synchronous NBT SRAM

250 MHz–150 MHz
1.8 V or 2.5 V V_{DD}
1.8 V or 2.5 V I/O

Features

- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization; Fully pin-compatible with both pipelined and flow through NtRAM™, NoBL™ and ZBT™ SRAMs
- 1.8 V or 2.5 V core power supply
- 1.8 V or 2.5 V I/O supply
- User-configurable Pipeline and Flow Through mode
- \overline{LBO} pin for Linear or Interleave Burst mode
- Pin compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- ZZ Pin for automatic power-down
- JEDEC-standard 100-lead TQFP package
- RoHS-compliant 100-lead TQFP package available

Functional Description

The GS8160ZxxBT-xxxV is an 18Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/write control inputs are captured on the rising edge of the input clock. Burst order control (\overline{LBO}) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.


The GS8160ZxxBT-xxxV may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, meaning that in addition to the rising edge triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS8160ZxxBT-xxxV is implemented with GSI's high performance CMOS technology and is available in a JEDEC-standard 100-pin TQFP package.


Parameter Synopsis

| | | -250 | -200 | -150 | Unit |
|-------------------------|----------------|------|------|------|------|
| Pipeline 3-1-1-1 | t_{KQ} | 3.0 | 3.0 | 3.8 | ns |
| | tCycle | 4.0 | 5.0 | 6.7 | ns |
| | Curr (x18) | 280 | 230 | 185 | mA |
| | Curr (x32/x36) | 330 | 270 | 210 | mA |
| Flow Through 2-1-1-1 | t_{KQ} | 5.5 | 6.5 | 7.5 | ns |
| | tCycle | 5.5 | 6.5 | 7.5 | ns |
| | Curr (x18) | 210 | 185 | 170 | mA |
| | Curr (x32/x36) | 240 | 205 | 190 | mA |

GS8160Z18BT-xxxV Pinout




GS8160Z36BT-xxxV Pinout



100-Pin TQFP Pin Descriptions

| Symbol | Type | Description |
|------------------|------|--|
| A0, A1 | In | Burst Address Inputs; Preload the burst counter |
| A | In | Address Inputs |
| CK | In | Clock Input Signal |
| $\overline{B_A}$ | In | Byte Write signal for data inputs DQA1-DQA9; active low |
| $\overline{B_B}$ | In | Byte Write signal for data inputs DQB1-DQB9; active low |
| $\overline{B_C}$ | In | Byte Write signal for data inputs DQC1-DQC9; active low |
| $\overline{B_D}$ | In | Byte Write signal for data inputs DQD1-DQD9; active low |
| \overline{W} | In | Write Enable; active low |
| $\overline{E_1}$ | In | Chip Enable; active low |
| E2 | In | Chip Enable; Active High. For self decoded depth expansion |
| $\overline{E_3}$ | In | Chip Enable; Active Low. For self decoded depth expansion |
| \overline{G} | In | Output Enable; active low |
| ADV | In | Advance/Load; Burst address counter control pin |
| \overline{CKE} | In | Clock Input Buffer Enable; active low |
| NC | — | No Connect |
| DQA | I/O | Byte A Data Input and Output pins |
| DQB | I/O | Byte B Data Input and Output pins |
| DQC | I/O | Byte C Data Input and Output pins |
| DQD | I/O | Byte D Data Input and Output pins |
| ZZ | In | Power down control; active high |
| \overline{FT} | In | Pipeline/Flow Through Mode Control; active low |
| \overline{LBO} | In | Linear Burst Order; active low |
| V _{DD} | In | Core power supply |
| V _{SS} | In | Ground |
| V _{DDQ} | In | Output driver power supply |

GS8160V18/36BT-xxxV NBT SRAM Functional Block Diagram



Functional Details

Clocking

Deassertion of the Clock Enable ($\overline{\text{CKE}}$) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/Load pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ($\overline{\text{E}}_1$, E_2 and $\overline{\text{E}}_3$). Deassertion of any one of the Enable inputs will deactivate the device.

| Function | $\overline{\text{W}}$ | $\overline{\text{B}}_A$ | $\overline{\text{B}}_B$ | $\overline{\text{B}}_C$ | $\overline{\text{B}}_D$ |
|-----------------|-----------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| Read | H | X | X | X | X |
| Write Byte "a" | L | L | H | H | H |
| Write Byte "b" | L | H | L | H | H |
| Write Byte "c" | L | H | H | L | H |
| Write Byte "d" | L | H | H | H | L |
| Write all Bytes | L | L | L | L | L |
| Write Abort/NOP | L | H | H | H | H |

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: $\overline{\text{CKE}}$ is asserted Low, all three chip enables ($\overline{\text{E}}_1$, E_2 , and $\overline{\text{E}}_3$) are active, the write enable input signals $\overline{\text{W}}$ is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the RAM is selected, $\overline{\text{CKE}}$ is asserted low, and the Write input is sampled low at the rising edge of clock. The Byte Write Enable inputs ($\overline{\text{B}}_A$, $\overline{\text{B}}_B$, $\overline{\text{B}}_C$, & $\overline{\text{B}}_D$) determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.


Synchronous Truth Table

| Operation | Type | Address | CK | $\overline{\text{CKE}}$ | ADV | $\overline{\text{W}}$ | $\overline{\text{Bx}}$ | $\overline{\text{E1}}$ | E2 | $\overline{\text{E3}}$ | $\overline{\text{G}}$ | ZZ | DQ | Notes |
|-----------------------------|------|----------|-----|-------------------------|-----|-----------------------|------------------------|------------------------|----|------------------------|-----------------------|----|--------|----------|
| Read Cycle, Begin Burst | R | External | L-H | L | L | H | X | L | H | L | L | L | Q | |
| Read Cycle, Continue Burst | B | Next | L-H | L | H | X | X | X | X | X | L | L | Q | 1,10 |
| NOP/Read, Begin Burst | R | External | L-H | L | L | H | X | L | H | L | H | L | High-Z | 2 |
| Dummy Read, Continue Burst | B | Next | L-H | L | H | X | X | X | X | X | H | L | High-Z | 1,2,10 |
| Write Cycle, Begin Burst | W | External | L-H | L | L | L | L | L | H | L | X | L | D | 3 |
| Write Cycle, Continue Burst | B | Next | L-H | L | H | X | L | X | X | X | X | L | D | 1,3,10 |
| Write Abort, Continue Burst | B | Next | L-H | L | H | X | H | X | X | X | X | L | High-Z | 1,2,3,10 |
| Deselect Cycle, Power Down | D | None | L-H | L | L | X | X | H | X | X | X | L | High-Z | |
| Deselect Cycle, Power Down | D | None | L-H | L | L | X | X | X | X | H | X | L | High-Z | |
| Deselect Cycle, Power Down | D | None | L-H | L | L | X | X | X | L | X | X | L | High-Z | |
| Deselect Cycle | D | None | L-H | L | L | L | H | L | H | L | X | L | High-Z | 1 |
| Deselect Cycle, Continue | D | None | L-H | L | H | X | X | X | X | X | X | L | High-Z | 1 |
| Sleep Mode | | None | X | X | X | X | X | X | X | X | X | H | High-Z | |
| Clock Edge Ignore, Stall | | Current | L-H | H | X | X | X | X | X | X | X | L | - | 4 |


Notes:

1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.
2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the $\overline{\text{W}}$ pin is sampled low but no Byte Write pins are active so no write operation is performed.
3. $\overline{\text{G}}$ can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
4. If $\overline{\text{CKE}}$ High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If $\overline{\text{CKE}}$ High occurs during a write cycle, the bus will remain in High Z.
5. X = Don't Care; H = Logic High; L = Logic Low; $\overline{\text{Bx}}$ = High = All Byte Write signals are high; $\overline{\text{Bx}}$ = Low = One or more Byte/Write signals are Low
6. All inputs, except $\overline{\text{G}}$ and ZZ must meet setup and hold times of rising clock edge.
7. Wait states can be inserted by setting $\overline{\text{CKE}}$ high.
8. This device contains circuitry that ensures all outputs are in High Z during power-up.
9. A 2-bit burst counter is incorporated.
10. The address counter is incremented for all Burst continue cycles.

Pipeline and Flow Through Read Write Control State Diagram




Key




Notes:

1. The Hold command ($\overline{\text{CKE}}$ Low) is not shown because it prevents any state change.
2. W, R, B and D represent input command codes, as indicated in the Synchronous Truth Table.




Current State and Next State Definition for Pipeline and Flow Through Read/Write Control State Diagram

Pipeline Mode Data I/O State Diagram




Key




Notes:

1. The Hold command ($\overline{\text{CKE}}$ Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Truth Tables.




Current State and Next State Definition for Pipeline Mode Data I/O State Diagram

Flow Through Mode Data I/O State Diagram




Key



Notes

1. The Hold command ($\overline{\text{CKE}}$ Low) is not shown because it prevents any state change.
2. W, R, B and D represent input command codes as indicated in the Truth Tables.



Current State and Next State Definition for: Pipeline and Flow Through Read Write Control State Diagram

Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin ($\overline{\text{LBO}}$). When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

Mode Pin Functions

| Mode Name | Pin Name | State | Function |
|-------------------------|-------------------------|---------|--|
| Burst Order Control | $\overline{\text{LBO}}$ | L | Linear Burst |
| | | H | Interleaved Burst |
| Output Register Control | $\overline{\text{FT}}$ | L | Flow Through |
| | | H or NC | Pipeline |
| Power Down Control | ZZ | L or NC | Active |
| | | H | Standby, $I_{\text{DD}} = I_{\text{SB}}$ |

Note:

There is a pull-up device on the $\overline{\text{FT}}$ pin and a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate in the default states as specified in the above table.

Burst Counter Sequences

Linear Burst Sequence

| | A[1:0] | A[1:0] | A[1:0] | A[1:0] |
|-------------|--------|--------|--------|--------|
| 1st address | 00 | 01 | 10 | 11 |
| 2nd address | 01 | 10 | 11 | 00 |
| 3rd address | 10 | 11 | 00 | 01 |
| 4th address | 11 | 00 | 01 | 10 |

Note:

The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

| | A[1:0] | A[1:0] | A[1:0] | A[1:0] |
|-------------|--------|--------|--------|--------|
| 1st address | 00 | 01 | 10 | 11 |
| 2nd address | 01 | 00 | 11 | 10 |
| 3rd address | 10 | 11 | 00 | 01 |
| 4th address | 11 | 10 | 01 | 00 |

Note:


The burst counter wraps to initial state on the 5th clock.

Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I_{SB2} . The duration of Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z. The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, I_{SB2} is guaranteed after the time t_{ZZI} is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during t_{ZZR} , only a deselect or read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the \overline{FT} signal found on Pin 14. Not all vendors offer this option, however most mark Pin 14 as V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.

Absolute Maximum Ratings

(All voltages reference to V_{SS})

| Symbol | Description | Value | Unit |
|------------|-------------------------------|--|------|
| V_{DD} | Voltage on V_{DD} Pins | -0.5 to 4.6 | V |
| V_{DDQ} | Voltage on V_{DDQ} Pins | -0.5 to V_{DD} | V |
| $V_{I/O}$ | Voltage on I/O Pins | -0.5 to $V_{DDQ} + 0.5$ (≤ 4.6 V max.) | V |
| V_{IN} | Voltage on Other Input Pins | -0.5 to $V_{DD} + 0.5$ (≤ 4.6 V max.) | V |
| I_{IN} | Input Current on Any Pin | +/-20 | mA |
| I_{OUT} | Output Current on Any I/O Pin | +/-20 | mA |
| P_D | Package Power Dissipation | 1.5 | W |
| T_{STG} | Storage Temperature | -55 to 125 | °C |
| T_{BIAS} | Temperature Under Bias | -55 to 125 | °C |

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Power Supply Voltage Ranges (1.8 V/2.5 V Version)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Notes |
|------------------------------------|------------|------|------|----------|------|-------|
| 1.8 V Supply Voltage | V_{DD1} | 1.7 | 1.8 | 2.0 | V | |
| 2.5 V Supply Voltage | V_{DD2} | 2.3 | 2.5 | 2.7 | V | |
| 1.8 V V_{DDQ} I/O Supply Voltage | V_{DDQ1} | 1.7 | 1.8 | V_{DD} | V | |
| 2.5 V V_{DDQ} I/O Supply Voltage | V_{DDQ2} | 2.3 | 2.5 | V_{DD} | V | |

Notes:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

V_{DDQ2} & V_{DDQ1} Range Logic Levels

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Notes |
|------------------------------------|-----------------|---------------------|------|-----------------------|------|-------|
| V _{DD} Input High Voltage | V _{IH} | 0.6*V _{DD} | — | V _{DD} + 0.3 | V | 1 |
| V _{DD} Input Low Voltage | V _{IL} | −0.3 | — | 0.3*V _{DD} | V | 1 |

Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% t_{KC}.


Recommended Operating Temperatures

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Notes |
|---|----------------|------|------|------|------|-------|
| Ambient Temperature (Commercial Range Versions) | T _A | 0 | 25 | 70 | °C | 2 |
| Ambient Temperature (Industrial Range Versions) | T _A | −40 | 25 | 85 | °C | 2 |


Notes:

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% t_{KC}.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

(T_A = 25°C, f = 1 MHz, V_{DD} = 2.5 V)

| Parameter | Symbol | Test conditions | Typ. | Max. | Unit |
|--------------------------|------------------|------------------------|------|------|------|
| Input Capacitance | C _{IN} | V _{IN} = 0 V | 4 | 5 | pF |
| Input/Output Capacitance | C _{I/O} | V _{OUT} = 0 V | 6 | 7 | pF |

Note:


These parameters are sample tested.

AC Test Conditions

| Parameter | Conditions |
|------------------------|-------------------------|
| Input high level | $V_{DD} - 0.2\text{ V}$ |
| Input low level | 0.2 V |
| Input slew rate | 1 V/ns |
| Input reference level | $V_{DD}/2$ |
| Output reference level | $V_{DDQ}/2$ |
| Output load | Fig. 1 |

Notes:

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.
3. Device is deselected as defined by the Truth Table.



DC Electrical Characteristics

| Parameter | Symbol | Test Conditions | Min | Max |
|--|----------|--|---------------------------|--------------------------|
| Input Leakage Current (except mode pins) | I_{IL} | $V_{IN} = 0\text{ to }V_{DD}$ | $-1\text{ }\mu\text{A}$ | $1\text{ }\mu\text{A}$ |
| \overline{FT} , ZZ Input Current | I_{IN} | $V_{DD} \geq V_{IN} \geq 0\text{ V}$ | $-100\text{ }\mu\text{A}$ | $100\text{ }\mu\text{A}$ |
| Output Leakage Current | I_{OL} | Output Disable, $V_{OUT} = 0\text{ to }V_{DD}$ | $-1\text{ }\mu\text{A}$ | $1\text{ }\mu\text{A}$ |

DC Output Characteristics (1.8 V/2.5 V Version)

| Parameter | Symbol | Test Conditions | Min | Max |
|---------------------------|-----------|--|--------------------------|----------------|
| 1.8 V Output High Voltage | V_{OH1} | $I_{OH} = -4\text{ mA}$, $V_{DDQ} = 1.6\text{ V}$ | $V_{DDQ} - 0.4\text{ V}$ | — |
| 2.5 V Output High Voltage | V_{OH2} | $I_{OH} = -8\text{ mA}$, $V_{DDQ} = 2.375\text{ V}$ | 1.7 V | — |
| 1.8 V Output Low Voltage | V_{OL1} | $I_{OL} = 4\text{ mA}$ | — | 0.4 V |
| 2.5 V Output Low Voltage | V_{OL2} | $I_{OL} = 8\text{ mA}$ | — | 0.4 V |

Operating Currents

| Parameter | Test Conditions | Mode | | Symbol | -250 | | -200 | | -150 | | Unit |
|----------------------|---|---------------|--------------|-------------------------------------|-----------------|-------------------|-----------------|-------------------|-----------------|-------------------|------|
| | | | | | 0 to 70°C | −40 to 85°C | 0 to 70°C | −40 to 85°C | 0 to 70°C | −40 to 85°C | |
| Operating Current | Device Selected; All other inputs ≥V _{IH} or ≤V _{IL} Output open | (x32/ x36) | Pipeline | I _{DD} I _{DDQ} | 290 40 | 300 40 | 240 30 | 250 30 | 190 20 | 200 20 | mA |
| | | | Flow Through | I _{DD} I _{DDQ} | 220 20 | 230 20 | 190 15 | 200 15 | 175 15 | 185 15 | mA |
| | | (x18) | Pipeline | I _{DD} I _{DDQ} | 260 20 | 270 20 | 215 15 | 225 15 | 170 15 | 180 15 | mA |
| | | | Flow Through | I _{DD} I _{DDQ} | 200 10 | 210 10 | 175 10 | 185 10 | 160 10 | 170 10 | mA |
| Standby Current | ZZ ≥ V _{DD} − 0.2 V | — | Pipeline | I _{SB} | 40 | 50 | 40 | 50 | 40 | 50 | mA |
| | | | Flow Through | I _{SB} | 40 | 50 | 40 | 50 | 40 | 50 | mA |
| Deselect Current | Device Deselected; All other inputs ≥ V _{IH} or ≤ V _{IL} | — | Pipeline | I _{DD} | 85 | 90 | 75 | 80 | 60 | 65 | mA |
| | | | Flow Through | I _{DD} | 60 | 65 | 50 | 55 | 50 | 55 | mA |

Notes:

- I_{DD} and I_{DDQ} apply to any combination of V_{DD} and V_{DDQ} operation.
- All parameters listed are worst case scenario.


AC Electrical Characteristics

| | Parameter | Symbol | -250 | | -200 | | -150 | | Unit |
|--------------|------------------------------------|-------------------------------|------|-----|------|-----|------|-----|------|
| | | | Min | Max | Min | Max | Min | Max | |
| Pipeline | Clock Cycle Time | t _{KC} | 4.0 | — | 5.0 | — | 6.7 | — | ns |
| | Clock to Output Valid | t _{KQ} | — | 3.0 | — | 3.0 | — | 3.8 | ns |
| | Clock to Output Invalid | t _{KQX} | 1.5 | — | 1.5 | — | 1.5 | — | ns |
| | Clock to Output in Low-Z | t _{LZ} ¹ | 1.5 | — | 1.5 | — | 1.5 | — | ns |
| | Setup time | t _S | 1.5 | — | 1.5 | — | 1.5 | — | ns |
| | Hold time | t _H | 0.2 | — | 0.4 | — | 0.5 | — | ns |
| Flow Through | Clock Cycle Time | t _{KC} | 5.5 | — | 6.5 | — | 7.5 | — | ns |
| | Clock to Output Valid | t _{KQ} | — | 5.5 | — | 6.5 | — | 7.5 | ns |
| | Clock to Output Invalid | t _{KQX} | 2.0 | — | 2.0 | — | 2.0 | — | ns |
| | Clock to Output in Low-Z | t _{LZ} ¹ | 2.0 | — | 2.0 | — | 2.0 | — | ns |
| | Setup time | t _S | 1.5 | — | 1.5 | — | 1.5 | — | ns |
| | Hold time | t _H | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| | Clock HIGH Time | t _{KH} | 1.3 | — | 1.3 | — | 1.5 | — | ns |
| | Clock LOW Time | t _{KL} | 1.7 | — | 1.7 | — | 1.7 | — | ns |
| | Clock to Output in High-Z | t _{HZ} ¹ | 1.5 | 2.5 | 1.5 | 3.0 | 1.5 | 3.0 | ns |
| | \overline{G} to Output Valid | t _{OE} | — | 2.5 | — | 3.0 | — | 3.8 | ns |
| | \overline{G} to output in Low-Z | t _{OLZ} ¹ | 0 | — | 0 | — | 0 | — | ns |
| | \overline{G} to output in High-Z | t _{OHZ} ¹ | — | 2.5 | — | 3.0 | — | 3.8 | ns |
| | ZZ setup time | t _{ZZS} ² | 5 | — | 5 | — | 5 | — | ns |
| | ZZ hold time | t _{ZZH} ² | 1 | — | 1 | — | 1 | — | ns |
| | ZZ recovery | t _{ZZR} | 20 | — | 20 | — | 20 | — | ns |

Notes:


- These parameters are sampled and are not 100% tested.
- ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.

Pipeline Mode Timing (NBT)



*Note: \overline{E} = High(False) if $\overline{E1} = 1$ or $E2 = 0$ or $\overline{E3} = 1$

Flow Through Mode Timing (NBT)




*Note: \bar{E} = High(False) if $\bar{E1} = 1$ or $E2 = 0$ or $\bar{E3} = 1$

TQFP Package Drawing (Package T)

| Symbol | Description | Min. | Nom. | Max |
|----------|--------------------|------|------|------|
| A1 | Standoff | 0.05 | 0.10 | 0.15 |
| A2 | Body Thickness | 1.35 | 1.40 | 1.45 |
| b | Lead Width | 0.20 | 0.30 | 0.40 |
| c | Lead Thickness | 0.09 | — | 0.20 |
| D | Terminal Dimension | 21.9 | 22.0 | 22.1 |
| D1 | Package Body | 19.9 | 20.0 | 20.1 |
| E | Terminal Dimension | 15.9 | 16.0 | 16.1 |
| E1 | Package Body | 13.9 | 14.0 | 14.1 |
| e | Lead Pitch | — | 0.65 | — |
| L | Foot Length | 0.45 | 0.60 | 0.75 |
| L1 | Lead Length | — | 1.00 | — |
| Y | Coplanarity | | | 0.10 |
| θ | Lead Angle | 0° | — | 7° |

Notes:

1. All dimensions are in millimeters (mm).
2. Package width and length do not include mold protrusion.



BPR 1999.05.18

Ordering Information for GSI Synchronous Burst RAMs

| Org | Part Number ¹ | Type | Voltage Option | Package | Speed ² (MHz/ns) | T _A ³ | Status ⁴ |
|-----------|--------------------------|------|----------------|---------------------|--------------------------------|-----------------------------|---------------------|
| 1M x 18 | GS8160Z18BT-250V | NBT | 1.8 V or 2.5 V | TQFP | 250/5.5 | C | |
| 1M x 18 | GS8160Z18BT-200V | NBT | 1.8 V or 2.5 V | TQFP | 200/6.5 | C | |
| 1M x 18 | GS8160Z18BT-150V | NBT | 1.8 V or 2.5 V | TQFP | 150/7.5 | C | |
| 512K x 36 | GS8160Z36BT-250V | NBT | 1.8 V or 2.5 V | TQFP | 250/5.5 | C | |
| 512K x 36 | GS8160Z36BT-200V | NBT | 1.8 V or 2.5 V | TQFP | 200/6.5 | C | |
| 512K x 36 | GS8160Z36BT-150V | NBT | 1.8 V or 2.5 V | TQFP | 150/7.5 | C | |
| 1M x 18 | GS8160Z18BT-250IV | NBT | 1.8 V or 2.5 V | TQFP | 250/5.5 | I | |
| 1M x 18 | GS8160Z18BT-200IV | NBT | 1.8 V or 2.5 V | TQFP | 200/6.5 | I | |
| 1M x 18 | GS8160Z18BT-150IV | NBT | 1.8 V or 2.5 V | TQFP | 150/7.5 | I | |
| 512K x 36 | GS8160Z36BT-250IV | NBT | 1.8 V or 2.5 V | TQFP | 250/5.5 | I | |
| 512K x 36 | GS8160Z36BT-200IV | NBT | 1.8 V or 2.5 V | TQFP | 200/6.5 | I | |
| 512K x 36 | GS8160Z36BT-150IV | NBT | 1.8 V or 2.5 V | TQFP | 150/7.5 | I | |
| 1M x 18 | GS8160Z18BGT-250V | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 250/5.5 | C | |
| 1M x 18 | GS8160Z18BGT-200V | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 200/6.5 | C | |
| 1M x 18 | GS8160Z18BGT-150V | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 150/7.5 | C | |
| 512K x 36 | GS8160Z36BGT-250V | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 250/5.5 | C | |
| 512K x 36 | GS8160Z36BGT-200V | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 200/6.5 | C | |
| 512K x 36 | GS8160Z36BGT-150V | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 150/7.5 | C | |
| 1M x 18 | GS8160Z18BGT-250IV | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 250/5.5 | I | |
| 1M x 18 | GS8160Z18BGT-200IV | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 200/6.5 | I | |
| 1M x 18 | GS8160Z18BGT-150IV | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 150/7.5 | I | |
| 512K x 36 | GS8160Z36BGT-250IV | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 250/5.5 | I | |
| 512K x 36 | GS8160Z36BGT-200IV | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 200/6.5 | I | |
| 512K x 36 | GS8160Z36BGT-150IV | NBT | 1.8 V or 2.5 V | RoHS-compliant TQFP | 150/7.5 | I | |

Notes:

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number.
Example: GS8160Z18BT-200IVT.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.
- T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
- MP = Mass Production. PQ = Pre-Qualification.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsistechnology.com) for a complete listing of current offerings.

18Mb Sync SRAM Datasheet Revision History

| DS/DateRev. Code: Old; New | Types of Changes Format or Content | Page;Revisions;Reason |
|----------------------------------|---------------------------------------|---|
| 8160ZVxxB_r1 | | • Creation of new datasheet |
| 8160ZVxxB_r1; 8160ZxxB_V_r_01 | Content | • Changed part numbering due to nomenclature change |